Implementation and Benchmarking of Hardware Accelerators for Ciphering in LTE Terminals
暂无分享,去创建一个
[1] Akashi Satoh,et al. A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.
[2] Guido Bertoni,et al. Efficient Software Implementation of AES on 32-Bit Platforms , 2002, CHES.
[3] Johann Großschädl,et al. Area, Delay, and Power Characteristics of Standard-Cell Implementations of the AES S-Box , 2006, SAMOS.
[4] Vincent Rijmen,et al. AES implementation on a grain of sand , 2005 .
[5] Akashi Satoh,et al. An Optimized S-Box Circuit Architecture for Low Power AES Design , 2002, CHES.
[6] Dipanwita Roy Chowdhury,et al. Single Chip Encryptor/Decryptor Core Implementation of AES Algorithm , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[7] Sebastian Hessel,et al. On-the-fly hardware acceleration for protocol stack processing in next generation mobile devices , 2009, CODES+ISSS '09.
[8] Guido Bertoni,et al. Power-efficient ASIC synthesis of cryptographic sboxes , 2004, GLSVLSI '04.
[9] David Canright,et al. A Very Compact S-Box for AES , 2005, CHES.
[10] Anas Showk,et al. Performance analysis of LTE protocol processing on an ARM based mobile platform , 2009, 2009 International Symposium on System-on-Chip.