Lower power, lower delay design scheme for CMOS tapered buffers