CEP: a clock-driven ECO placement algorithm for standard-cell layout

Incremental placement or ECO (engineer change order) placement is a new field in VLSI layout to meet the demand of high performance design. In this paper, a novel clock-driven ECO placement algorithm, CEP, is presented for standard cell layout design. It considers clock skew information in the placement stage, modifies the positions of cells locally to make better preparation for the clock routing. Experimental results show that CEP can improve the skew bounds distribution evidently, with little influence on other performance aspects.

[1]  Andrew B. Kahng,et al.  On the Bounded-Skew Clock and Steiner Routing Problems , 1995, 32nd Design Automation Conference.

[2]  W.-M. Dai Joe G. Xi.  Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution , 1995, 32nd Design Automation Conference.

[3]  Eby G. Friedman,et al.  Buffered Clock Tree Synthesis with Non-Zero Clock Skew Scheduling for Increased Tolerance to Process Parameter Variations , 1997, J. VLSI Signal Process..

[4]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[5]  Oliver Chiu-sing Choy,et al.  Incremental layout placement modification algorithms , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Wayne Wei-Ming Dai,et al.  Useful-Skew Clock Routing with Gate Sizing for Low Power Design , 1997, J. VLSI Signal Process..

[7]  Dinesh Bhatia,et al.  Clock-skew constrained cell placement , 1996, Proceedings of 9th International Conference on VLSI Design.