Testing techniques for resistive-open defects in future CMOS technologies

In this paper, we investigate the effectiveness of different testing techniques in detecting resistive-open defects for adder circuits implemented using current and future CMOS technologies down to 22nm. We take into consideration the wide process variations associated with such technologies. The first method is based on monitoring various characteristics of the transient power supply and ground currents (iDDT) while the second method relies on measuring the propagation delay from the primary inputs to primary outputs. The transistor models are acquired from the Predictive Technology Model website (PTM) and the percentage variations for technology parameters are obtained from the existing literature. Results show the effectiveness of the iDDT methods for small circuits. However, the capability of the method declines for larger circuits. The delay test proves to be very effective in all cases.

[1]  Bapiraju Vinnakota,et al.  Statistical threshold formulation for dynamic Idd test , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Anthony C. Miller.  I/sub DDQ/ testing in deep submicron integrated circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  E.J. Nowak,et al.  Modeling of Variation in Submicrometer CMOS ULSI Technologies , 2006, IEEE Transactions on Electron Devices.

[5]  Peter Janssen,et al.  Transient current testing of 0.25 /spl mu/m CMOS devices , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Sani R. Nassif,et al.  Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[7]  Dong Sam Ha,et al.  IDDT Testing: An Efficient Method for Detecting Delay Faults and Open Defects * , 2001 .

[8]  Claude Thibeault.  An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  A. Chehab,et al.  Transient Current Testing of Gate-Oxide Shorts in CMOS , 2007, 2007 2nd International Design and Test Workshop.

[10]  Sani R. Nassif,et al.  Characterizing Process Variation in Nanometer CMOS , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  Ali Chehab,et al.  An improved method for i/sub DDT/ testing in the presence of leakage and process variation , 2004, Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004).

[12]  Gang Luo,et al.  Experiment and simulation of transistor level fault model of IDDT test , 2009, 2009 International Conference on Applied Superconductivity and Electromagnetic Devices.

[13]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[14]  Hans A. R. Manhaeve.  Current testing for nanotechnologies: a demystifying application perspective , 2005, Proceedings. 2005 IEEE International Workshop on Current and Defect Based Testing, 2005. DBT 2005..

[15]  A. Nazer,et al.  Evaluation of I/sub DDT? testing for CMOS domino circuits , 2005, Proceedings. 2005 IEEE International Workshop on Current and Defect Based Testing, 2005. DBT 2005..

[16]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, Nano-Net.

[17]  Dhananjay S. Phatak,et al.  Defect Simulation Methodology for iDDT Testing , 2006, J. Electron. Test..

[18]  Ali Chehab,et al.  i/sub DDT/ test methodologies for very deep sub-micron CMOS circuits , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.