Design for Testability That Reduces Linearity Testing Time of SAR ADCs

This brief paper describes design-for-testability (DFT) circuitry that reduces testing time and thus cost of testing DC linearity of SAR ADCs. We present here the basic concepts, an actual SAR ADC chip design employing the proposed DFT, as well as measurements that verify its effectiveness. Since the DFT circuit overhead is small, it is practicable.

[1]  Nobukazu Takai,et al.  SAR ADC Algorithm with Redundancy and Digital Error Correction , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[3]  Karim Arabi.  Special session 6C: New topic mixed-signal test impact to SoC commercialization , 2010, VTS.

[4]  Yiannos Manoli,et al.  ΣΔ Data Converters , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Takahiro J. Yamaguchi,et al.  ADC linearity test signal generation algorithm , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[6]  M. Hesener.  A 14b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13μm CMOS , 2007 .

[7]  Nobukazu Takai,et al.  SAR ADC Architecture with Digital Error Correction , 2010 .

[8]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[10]  Abhijit Chatterjee,et al.  Test time reduction of successive approximation register A/D converter by selective code measurement , 2005, IEEE International Conference on Test, 2005..

[11]  Nobukazu Takai,et al.  Non-binary SAR ADC with digital error correction for low power applications , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.