暂无分享,去创建一个
[1] Joseph Zambreno,et al. Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.
[2] Meng Li,et al. AppSAT: Approximately deobfuscating integrated circuits , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[3] Ankur Srivastava,et al. Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).
[4] Jeyavijayan Rajendran,et al. Security analysis of Anti-SAT , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).
[5] Meng Li,et al. Cyclic Obfuscation for Creating SAT-Unresolvable Circuits , 2017, ACM Great Lakes Symposium on VLSI.
[6] Ioannis Savidis,et al. Reduced overhead gate level logic encryption , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).
[7] Ramesh Karri,et al. A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.
[8] Jiliang Zhang,et al. A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[9] Jarrod A. Roy,et al. EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.
[10] Yici Cai,et al. Secure and low-overhead circuit obfuscation technique with multiplexers , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).
[11] Domenic Forte,et al. Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks , 2017, CHES.
[12] Ankur Srivastava,et al. Mitigating SAT Attack on Logic Locking , 2016, CHES.
[13] Jeyavijayan Rajendran,et al. What to Lock?: Functional and Parametric Locking , 2017, ACM Great Lakes Symposium on VLSI.
[14] Rohit Kapur,et al. Enhancing security of logic encryption using embedded key generation unit , 2017, 2017 International Test Conference in Asia (ITC-Asia).
[15] Swarup Bhunia,et al. HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[16] Jeyavijayan Rajendran,et al. Activation of logic encrypted chips: Pre-test or post-test? , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[17] Jeyavijayan Rajendran,et al. Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.
[18] Giorgio Di Natale,et al. A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).
[19] Yan Zhang,et al. Ultra-Low Overhead Dynamic Watermarking on Scan Design for Hard IP Protection , 2015, IEEE Transactions on Information Forensics and Security.
[20] Sayak Ray,et al. Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[21] Igor L. Markov,et al. Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] Yu Hu,et al. Diagnosis and Layout Aware (DLA) scan chain stitching , 2013, 2013 IEEE International Test Conference (ITC).
[23] Hai Zhou,et al. CycSAT: SAT-based attack on cyclic logic encryptions , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[24] Michael T. Niemier,et al. Enhancing hardware security with emerging transistor technologies , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).
[25] Rohit Kapur,et al. A New Logic Encryption Strategy Ensuring Key Interdependency , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).
[26] Ujjwal Guin,et al. A novel design-for-security (DFS) architecture to prevent unauthorized IC overproduction , 2017, 2017 IEEE 35th VLSI Test Symposium (VTS).
[27] Ramesh Karri,et al. On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[28] Hai Zhou,et al. Double DIP: Re-Evaluating Security of Logic Encryption Algorithms , 2017, ACM Great Lakes Symposium on VLSI.
[29] Ozgur Sinanoglu,et al. SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[30] Nur A. Touba,et al. Improving logic obfuscation via logic cone analysis , 2015, 2015 16th Latin-American Test Symposium (LATS).
[31] Yu Wang,et al. Low-overhead implementation of logic encryption using gate replacement techniques , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).