论文信息 - A simple high-speed low current comparator

A simple high-speed low current comparator

A high-speed low current comparator with low input impedance using a simple biasing method is proposed. Simulation results demonstrate the propagation delay is about 2.8 nsec and the average power consumption is 0.58 mW for 0.1 /spl mu/A input current at supply voltage of 3 V using 0.35 /spl mu/m CMOS technology.

[1] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[2] Byung-Moo Min,et al. High performance CMOS current comparator using resistive feedback network , 1998 .

[3] Michitaka Kameyama,et al. A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic , 1995 .

[4] Richard C. Jaeger,et al. A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[5] David Stoppa,et al. Simple high-speed CMOS current comparator , 1997 .

[6] Kong-Pang Pun,et al. High-performance CMOS current comparator , 1994 .

[7] D. G. Nairn,et al. A ratio-independent algorithmic analog-to-digital converter combining current mode and dynamic techniques , 1990 .

[8] H. Traff,et al. Novel approach to high speed CMOS current comparators , 1992 .

[9] Seong Won Kim,et al. Current-mode cyclic ADC for low power and high speed applications , 1990 .

[10] Guido Torelli,et al. Charge-and-split sense amplifier for multilevel nonvolatile memories , 1999 .