Scalable Shared-Buffering ATM Switch with a Versatile Searchable Queue

The shared-buffering architecture is promising to make a large-scale ATM switch with small buffer size. However, there are two important problems, namely, memory-access speed and complex-control implementation. Advanced 0.5 /spl mu/m CMOS technology now makes it possible to integrate a huge amount of memory, and enables us to apply more sophisticated architecture than ever before. We propose the funnel-structured expandable architecture with shared multibuffering and the advanced searchable-address queueing scheme for these two problems. The funnel structure gives a flexible capability to build various sizes of ATM switches which are proportional to the number of LSI chips. The searchable-address queue, in which all the addresses of the stored cells for different output ports are queued in a single-FIFO hardware and the earliest address is found by the search function provided inside the queue, can reduce the total memory capacity drastically, and enables the address queue to be contained inside the LSI chip. This technique also has a great advantage for implementing the multicast and multilevel priority-control functions. A 622 Mbit/s 32/spl times/8 ATM switch LSI chip set, which consists of a BX-LSI and a CX-LSI, is developed using 0.5 /spl mu/m pure CMOS technology. By using four chip sets, a 622 Mbit/s 32/spl times/32 switch can be installed on one board.

[1]  A. Botta,et al.  A High Speed CMOS Circuit for 1.244 Gb/s 16×16 ATM Switching , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[2]  K. Oshima,et al.  A 622-Mb/s 8*8 ATM switch chip set with shared multibuffer architecture , 1993 .

[3]  Aurel A. Lazar,et al.  Control of resources in broadband networks with quality of service guarantees , 1991 .

[4]  Dharma P. Agrawal,et al.  A shared-buffer direct-access (SBDA) switch architecture for ATM-based networks , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[5]  Kai Y. Eng,et al.  An ATM cross-connect system for broadband trials and applications , 1993, Proceedings of GLOBECOM '93. IEEE Global Telecommunications Conference.

[6]  R. Muller,et al.  A Multifunctional High Speed Switching Element for ATM Applications , 1991, ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference.

[7]  H. Yamada,et al.  An atm switching system based on a distributed control architecture , 1990, International Symposium on Switching.

[8]  K. Seki-Fukuda,et al.  A 5 Gb/s 8/spl times/8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200 MHz LVDS interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  Yoshio Matsuda,et al.  A 622-Mb/s bit/frame synchronizer for high-speed backplane data communication , 1996 .

[10]  Jonathan S. Turner,et al.  Design of a broadcast packet switching network , 1988, IEEE Trans. Commun..

[11]  Y. Sakurai,et al.  Large-scale ATM multistage switching network with shared buffer memory switches , 1991, IEEE Communications Magazine.

[12]  Hyong S. Kim,et al.  Comparison of buffer allocation schemes in ATM switches: complete sharing, partial sharing, and dedicated allocation , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[13]  Maura Turolla,et al.  A Fully Cmos 622 Mbit/s Atm Switching Element , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[14]  Hiroshi Kuwahara,et al.  Shared buffer memory switch for an ATM exchange , 1993, IEEE Trans. Commun..

[15]  A. Pattavina,et al.  Nonblocking architectures for ATM switching , 1993, IEEE Communications Magazine.

[16]  Kenneth J. Schultz,et al.  Throttled-Buffer Asynchronous Switch for ATM (Special Issue on Future Private Networks) , 1994 .

[17]  Yu-Sheng Lin,et al.  Queue management for shared buffer and shared multi-buffer ATM switches , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[18]  Yoshio Matsuda,et al.  An efficient self-timed queue architecture for ATM switch LSI's , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[19]  T. Suzuki,et al.  Output‐buffer switch architecture for asynchronous transfer mode , 1989 .

[20]  Kazuyoshi Oshima,et al.  A 622 Mb/s 32/spl times/32 scalable shared buffer ATM switch with searchable address queue , 1996, Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference.

[21]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[22]  Kazuyoshi Oshima,et al.  Multicast function and its LSI implementation in a shared multibuffer ATM switch , 1994, Proceedings of INFOCOM '94 Conference on Computer Communications.

[23]  W. Fischer,et al.  An ATM system and network architecture in field trial , 1993, Proceedings of GLOBECOM '93. IEEE Global Telecommunications Conference.

[24]  Masayuki Murata,et al.  Survey of switching techniques in high-speed networks and their performance , 1990, Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration.

[25]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[26]  Fouad A. Tobagi,et al.  Fast packet switch architectures for broadband integrated services digital networks , 1990, Proc. IEEE.

[27]  D. Boettle,et al.  Switching network architecture for atm based broadband communications , 1990, International Symposium on Switching.

[28]  Hiroshi Kuwahara,et al.  A shared buffer memory switch for an ATM exchange , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[29]  E.W. Zegura,et al.  Architectures for ATM switching systems , 1993, IEEE Communications Magazine.

[30]  Takahiko Kozaki,et al.  32 x 32 Shared Buffer Type ATM Switch VLSI's for B-ISDN's , 1991, IEEE J. Sel. Areas Commun..

[31]  Thomas K. Helstern,et al.  Physical Design Issues for Very Large ATM Switching Systems , 1991, IEEE J. Sel. Areas Commun..

[32]  K. J. Schultz,et al.  CAM-based single-chip shared buffer ATM switch , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.