A BIST scheme based on resistance match for current-mode R-2R ladder Digital-to-Analog Converter

This paper presents a Built-in Self-Test (BIST) scheme and its implementation for a current-mode R-2R ladder Digital-to-Analog Converter (DAC). The technique is based on the resistance match of the R-2R ladder in DAC. With the extra Design for Testability (DFT) circuits, test constant current follows into two resistance-matched branches, and the voltage drops on two branches of the resistor ladder change the voltage values at the inputs of the operational amplifier, which works as a comparator in the test mode. The output of the operational amplifier is employed for fault detection through a window comparator, which creates a pass/fail signature signal. The circuit-level simulation and experimental results of the BIST system for a 8-bit DAC in standard CMOS 0.18-µm technology are presented to demonstrate the feasibility of the proposed BIST scheme with fault coverage of 96% and area overhead of approximately 6%.

[1]  Salvador Bracho,et al.  Design-for-test (DfT) study on a current mode DAC , 1996 .

[2]  K. Gunavathi,et al.  A novel on chip circuit for fault detection in digital to analog converters , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[3]  Manoj Sachdev,et al.  Defect-oriented test methodology for complex mixed-signal circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[4]  Sikun Li,et al.  A platform-based SoC hardware/software co-design environment , 2004, 8th International Conference on Computer Supported Cooperative Work in Design.

[5]  Narumi Sakashita,et al.  A built-in self-test for ADC and DAC in a single-chip speech CODEC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[6]  Vishwani D. Agrawal,et al.  Built-in Self-Calibration of On-chip DAC and ADC , 2008, 2008 IEEE International Test Conference.

[7]  Gordon W. Roberts,et al.  A BIST scheme for an SNR test of a sigma-delta ADC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Kwang-Ting Cheng,et al.  A BIST scheme for on-chip ADC and DAC testing , 2000, DATE '00.

[9]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[10]  Mohamad Sawan,et al.  On chip testing data converters using static parameters , 1998, IEEE Trans. Very Large Scale Integr. Syst..