Sea of leads: a disruptive paradigm for a system-on-a-chip (SoC)

The authors show that Sea of leads (SoL) is a disruptive paradigm for system-on-a-chip (SoC) because it intends to use wafer-level batch fabrication of ultra high density (>10/sup 4//cm/sup 2/) x-y-z compliant input/output leads and packages as well as wafer level DC/AC testing and burn-in to enhance performance, cost, size, weight, and reliability of a mixed signal SoC.

[1]  P. Zarkesh-Ha,et al.  Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[2]  James D. Meindl,et al.  Low cost high density Compliant Wafer Level Package , 2000 .

[3]  P. Zarkesh-Ha,et al.  An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC) , 2000, ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453).

[4]  J.D. Meindl,et al.  Asymptotically zero power dissipation gigahertz clock distribution networks , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).

[5]  P. Zarkesh-Ha,et al.  An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC) , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[6]  James D. Meindl,et al.  Cost analysis of compliant wafer level package , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).