A 31-dBm, high ruggedness power amplifier in 65-nm standard CMOS with high-efficiency stacked-cascode stages

A novel, high ruggedness power amplifier topology in a 65-nm CMOS technology is proposed. The proposed stacked cascode topology uses only standard devices available in a modern triple-well CMOS process to achieve breakdown voltages of more than 18V. The power amplifier stage delivers 28 dBm output power at a power-added efficiency (PAE) of 69.9% from a 3.6V supply. The saturation gain is 18 dB. A watt-level power amplifier for GSM low-band operation with 31-dBm output power and 61% PAE is presented.

[1]  T. Shimizu,et al.  A small GSM power amplifier module using Si-LDMOS driver MMIC , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  D. Leenaerts,et al.  A 65nm CMOS 30dBm class-E RF power amplifier with 60% power added efficiency , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  A. K. Ezzeddine,et al.  The high voltage/high power FET (HiVP) , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[4]  Ali Hajimiri,et al.  A Fully-Integrated Quad-Band GSM/GPRS CMOS Power Amplifier , 2008, IEEE Journal of Solid-State Circuits.