Defect-oriented dynamic fault models for embedded-SRAMs

This paper presents the results of resistive fault insertion in the core-cell array and in the address decoder of the Infineon 0.13 /spl mu/m embedded-SRAM family. Resistive opens defects were the primary target of this study because of their growing importance in VDSM technologies. Electrical simulations have been performed to evaluate the effects of resistive opens in terms of functional faults detected and verify the presence of timing-dependent faults. Read disturb, deceptive read disturb and dynamic read disturb faults have been reproduced and accurately characterized. The dependence of the fault detection on memory operating conditions, injected resistance value and clock speed have been investigated and the importance of speed testing for dynamic fault models is emphasized. Finally resistive address decoder open faults (ADOF) have been simulated and the conditions for maximum fault detection are discussed as well as the resulting implications for memory test.

[1]  Kamran Zarrineh,et al.  Defect analysis and realistic fault model extensions for static random access memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[2]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM tests , 1999, DATE '99.

[3]  Edward J. McCluskey,et al.  Testing for resistive opens and stuck opens , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[6]  Manoj Sachdev.  Test and testability techniques for open defects in RAM address decoders , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  Keith Baker,et al.  Defect-based delay testing of resistive vias-contacts a critical evaluation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Manoj Sachdev.  Open Defects in CMOS RAM Address Decoders , 1997, IEEE Des. Test Comput..

[9]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[10]  Ad J. van de Goor,et al.  Industrial evaluation of stress combinations for march tests applied to SRAMs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[11]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[12]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[13]  E. S. Cooley,et al.  False write through and un-restored write electrical level fault models for SRAMs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[14]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[15]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[16]  T. W. Williams,et al.  Detection of CMOS address decoder open faults with March and pseudo random memory tests , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).