Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm

This paper presents the result of experiments conducted in mesh networks on different routing algorithms, traffic generation schemes and switching schemes. A new network on chip (NoC) topology based on partial interconnection of mesh network is proposed and a routing algorithm supporting the proposed architecture is developed. The proposed architecture is similar to standard mesh networks, where four extra bidirectional channels are added which remove the congestion and hotspots compared to standard mesh networks with fewer channels. Significant improvement in delay (60% reduction) and throughput (60% increase) was observed using the proposed network and routing when compared with the ideal mesh networks. An increase in number of channels makes the switches expensive and could increase the area and power consumption. However, the proposed network can be useful in high speed applications with some compromise on area and power.

[1]  Vincenzo Catania,et al.  A new selection policy for adaptive routing in network on chip , 2006 .

[2]  Vincenzo Catania,et al.  Neighbors-on-Path: A New Selection Strategy for On-Chip Networks , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.

[3]  Vincenzo Catania,et al.  Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[4]  Shashi Kumar,et al.  A Method for Router Table Compression for Application Specific Routing in Mesh Topology NoC Architectures , 2006, SAMOS.

[5]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[6]  José Duato,et al.  A Communication-Aware Topological Mapping Technique for NoCs , 2008, Euro-Par.

[7]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[8]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[9]  Luigi Carro,et al.  A study on communication issues for systems-on-chip , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[10]  Prasant Mohapatra,et al.  Wormhole routing techniques for directly connected multicomputer systems , 1998, CSUR.

[11]  Tao Xing,et al.  Real-time performance evaluation of line topology switched Ethernet , 2008, Int. J. Autom. Comput..

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[14]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[15]  Vincenzo Catania,et al.  Exploiting Communication Concurrency for Efficient Deadlock Free Routing in Reconfigurable NoC Platforms , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[16]  Vincenzo Catania,et al.  A methodology for design of application specific deadlock-free routing algorithms for NoC systems , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[17]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[18]  Luca Benini,et al.  Powering networks on chips , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[19]  Vincenzo Catania,et al.  Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms , 2008 .

[20]  Kees Goossens,et al.  A Router Architecture for Networks on Silicon , 2001 .

[21]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[22]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[23]  Yulei Wu,et al.  An analytical model for torus networks in the presence of batch message arrivals with hot-spot destinations , 2009, Int. J. Autom. Comput..

[24]  David Notkin,et al.  Computer science in Japanese universities , 1993, Computer.

[25]  Vincenzo Catania,et al.  Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[26]  Ran Ginosar,et al.  Cost considerations in network on chip , 2004, Integr..

[27]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[28]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..