/spl tau/AU: Timing analysis under uncertainty

Due to excessive reduction in the gate length, dopant concentrations and the oxide thickness, even the slightest of variations in these quantities can result in significant variations in the performance of a device. This has resulted in a need for efficient and accurate techniques for performing Statistical Analysis of circuits. In this paper we propose a methodology based on Bayesian Networks for computing the exact probability distribution of the delay of a circuit. In case of large circuits where it is not possible to compute the exact distribution, we propose methods to reduce the problem size and get a tight lower bound on the exact distribution.

[1]  Sharad Malik,et al.  Statistical timing analysis of combinational logic circuits , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[2]  A. Nadas,et al.  Probabilistic PERT , 1979 .

[3]  Kwang-Ting Cheng,et al.  Fast statistical timing analysis by probabilistic event propagation , 2001, DAC '01.

[4]  Kurt Keutzer,et al.  From blind certainty to informed uncertainty , 2002, TAU '02.

[5]  Sanjukta Bhanja,et al.  Dependency preserving probabilistic modeling of switching activity using Bayesian networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).