Yield Study of Inline Package on Package (PoP) Assembly

This study is focused on the correlation between warpage of ball grid array (BGA) components and the yield of package-on-package (PoP) assembly on printed circuit board (PCB). Gap analysis and modeling have been employed to address the solder joint "open" defects. Warpage measurements for BGAs were performed under simulated reflow conditions. A yield prediction model is proposed based on modeling of the gap using Monte Carlo simulation. The root causes for yield loss have been identified from this study and recommendations are made to enhance the inline assembly yield for PoP.

[1]  S. Cho,et al.  Validation of warpage limit for successful component surface mount (SMT) , 2008, 2008 58th Electronic Components and Technology Conference.

[2]  David Geiger,et al.  Package stacking in SMT for 3D PCB assembly , 2003, IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003..

[3]  F. Carson,et al.  Package on Package warpage - impact on surface mount yields and board level reliability , 2008, 2008 58th Electronic Components and Technology Conference.

[4]  D. Shi,et al.  Warpage reduction of package-on-package (PoP) module by material selection & process optimization , 2008, 2008 International Conference on Electronic Packaging Technology & High Density Packaging.