Realization of High-speed Serial Data to Parallel Data in Digital Camera

An Field Programmable Gate Array(FPGA)-based implementation scheme is proposed to address the problem of parallel conversion required for high-speed serial data output from Complementary Metal Oxide Semiconductor(CMOS) image sensors in digital camera development. The hardware circuit is designed to connect the Low-Voltage Differential Signaling(LVDS) exclusive interface of FPGA with the CMOS image sensor high-speed serial data LVDS output interface to ensure the reliability and stability of high-speed serial data transmission, and the FPGA program is designed to adopt a multi-level shift strategy to solve the contradiction between the high conversion frequency and FPGA resources in high-speed serial data to parallel data conversion. The solution has been verified in practice, not only realizing the problem of CMOS high-speed serial data output to parallel conversion, but also ensuring the real-time performance in conversion.

[1]  C. Mahata,et al.  Implementation of convolutional neural network and 8-bit reservoir computing in CMOS compatible VRRAM , 2022, Nano Energy.

[2]  P. Sarro,et al.  Integrated 64 pixel UV image sensor and readout in a silicon carbide CMOS technology , 2022, Microsystems & Nanoengineering.

[3]  Yiyao Zhu,et al.  Knowledge-guided two-stage memetic search for the pickup and delivery traveling salesman problem with FIFO loading , 2022, Knowl. Based Syst..

[4]  Lianming Li,et al.  A 48 GHz Fundamental Frequency PLL with Quadrature Clock Generation for 60 GHz Transceiver , 2022, Electronics.

[5]  Jinglong Zhang,et al.  FPGA implementation of a real-time digital pulse processing analysis for radiation detectors. , 2021, Applied radiation and isotopes : including data, instrumentation and methods for use in agriculture, industry and medicine.

[6]  N. Ledentsov,et al.  Serial data transmission at 224 Gbit/s applying directly modulated 850 and 910 nm VCSELs , 2021, Electronics Letters.

[7]  E. Forzani,et al.  Multiplexed Chemical Sensing CMOS Imager. , 2021, ACS sensors.

[8]  Tokunbo Ogunfunmi,et al.  An Efficient FIFO Based Accelerator for Convolutional Neural Networks , 2021, Journal of Signal Processing Systems.

[9]  J. Martin.  FIFO rosters and workers’ health and safety: a case study of the impacts of extended shift rosters on electrical workers in construction in the resources sector , 2020 .

[10]  Christos D. Nikolopoulos,et al.  Verification of Radiated Emissions Modeling for SpaceWire/LVDS Links Routed on CFRP Ground , 2020, IEEE Transactions on Aerospace and Electronic Systems.

[11]  Jianzhong Zhao,et al.  A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology , 2019, Electronics.

[12]  C. Mani Pradhitha,et al.  Development and Implementation of Parallel to Serial data Transmitter Using Aurora Protocol for High Speed Serial Data Transmission on Virtex-7 FPGA , 2018, Indian Journal of Science and Technology.

[13]  Dong Hyun Lee,et al.  Design of a Serial-to-Parallel Converter Using GaAs pHEMT , 2018 .

[14]  Naoya Wada,et al.  Power efficient optical serial-to-parallel conversion using fractional OFDM-based linear technique , 2017, IEICE Electron. Express.