A low-power parallel multiplier based on Optimized-Equal-Bypassing-Technique

A low power parallel multiplier based on Optimized-Equal-Bypassing-Technique is proposed in this paper. We first exploit a new full adder architecture which is capable of bypassing the addition operation when the two summand signals are equal. Then we optimize the full adder at the transistor level for lower power and smaller area purpose. After that, we employ the novel full adder to structure a parallel multiplier. The multiplier design is implemented with TSMC 0.18um technology and simulated with Hspice tool to estimate power dissipation. The simulation results prove that, compared with other designs in literature, the proposed multiplier shows its significant superiority in terms of power consumption as well as hardware overhead.

[1]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[2]  Chua-Chin Wang,et al.  A power-aware 2-dimensional bypassing multiplier using cell-based design flow , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Ming-Chien Tsai,et al.  High-Performance Low-Power Full-Swing Full Adder Cores with Output Driving Capability , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Zhi-Wei Chen,et al.  Low-cost low-power bypassing-based multiplier design , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.