Challenges and Limitations of CMOS Scaling for FinFET and Beyond Architectures