Experimental thermal resistance evaluation of a three-dimensional (3D) chip stack

To propose an appropriate cooling solution for a three-dimensional (3D) chip stack at the design phase, it is necessary to estimate the total thermal resistance of a 3D chip stack. The interconnection between stacked chips is considered as one of the thermal resistance bottleneck of a 3D chip stack, but it is not experimentally clear yet. We have previously measured the thermal conductivity of SnAg with Cu post to be 37–41W/mC by a steady state thermal resistance measurement method, using the sample which was simply composed of two Si chips and SnAg with Cu post between two Si chips. In this study, 3D stacked test chips are fabricated, which are implemented with PN junction diodes for temperature sensors and diffused resistors for heating, and the thermal conductivity of the interconnection in actual 3D stacked structure is experimentally obtained. The temperature distributions of two 3-layer-stacked-test-chips are measured and the equivalent thermal conductivity of the interconnection is experimentally obtained to be 1.6W/mC. This value is compared with the measured thermal conductivity of SnAg with Cu post (37–41W/mC) and its adequacy is examined.

[1]  K.C. Saraswat,et al.  Thermal analysis of heterogeneous 3D ICs with various integration scenarios , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  Gabriel H. Loh,et al.  Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[3]  Gabriel H. Loh,et al.  Thermal analysis of a 3D die-stacked high-performance microprocessor , 2006, GLSVLSI '06.

[4]  Katsuyuki Sakuma,et al.  Investigations of cooling solutions for three-dimensional (3D) chip stacks , 2010, 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).

[5]  Mitsumasa Koyanagi,et al.  Future system-on-silicon LSI chips , 1998, IEEE Micro.

[6]  Ting-Yen Chiang,et al.  Impact of vias on the thermal effect of deep sub-micron Cu/low-k interconnects , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[7]  S. Ibaraki,et al.  Thermal resistance evaluation of a three-dimensional (3D) chip stack , 2010, 2010 12th Electronics Packaging Technology Conference.

[8]  K. Saraswat,et al.  Analytical thermal model for multilevel VLSI interconnects incorporating via effect , 2002, IEEE Electron Device Letters.

[9]  Andreas Ostmann,et al.  3D System Integration Technologies , 2003 .

[10]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[11]  B. Dang,et al.  Characterization of stacked die using die-to-wafer integration for high yield and throughput , 2008, 2008 58th Electronic Components and Technology Conference.

[12]  Kaustav Banerjee,et al.  Effect of via separation and low-k dielectric materials on the thermal characteristics of Cu interconnects , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[13]  Yiyu Shi,et al.  Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Katsuyuki Sakuma,et al.  Thermal resistance measurements of interconnections for a three-dimensional (3D) chip stack , 2009, 2009 IEEE International Conference on 3D System Integration.

[15]  Katsuyuki Sakuma,et al.  3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..

[16]  Anantha Chandrakasan,et al.  Timing, energy, and thermal performance of three-dimensional integrated circuits , 2004, GLSVLSI '04.

[17]  Keiji Matsumoto,et al.  Thermal Characterization of a Three-Dimensional (3D) Chip Stack , 2009 .

[18]  Keiji Matsumoto,et al.  Thermal resistance measurements of interconnections, for the investigation of the thermal resistance of a three-dimensional (3D) chip stack , 2009, 2009 25th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[19]  Sachin S. Sapatnekar,et al.  Thermal via placement in 3D ICs , 2005, ISPD '05.

[20]  Ravi Jenkal,et al.  Exploring compromises among timing, power and temperature in three-dimensional integrated circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.