A 100 MHz pipelined RLS adaptive filter

Previously, a new pipelinable PSTAR-RLS algorithm was developed. It was shown to be an effective alternative to the QRD-RLS algorithm when high-speeds are required. Using a folding technique, a 4-tap PSTAR-RLS algorithm was implemented on a single VLSI chip. All the operations in the chip are bit-level pipelined. With a 1.2 /spl mu/ CMOS technology this chip is expected to run at 100 MHz. Redundant number system based arithmetic operators were used for performance advantage. Apart from a wafer scale implementation, this is the first ever single chip ASIC implementation of a RLS adaptive filter.

[1]  Jacques Palicot,et al.  A general purpose high speed equalizer , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[2]  C. M. Rader,et al.  Wafer-scale integration of a large systolic array for adaptive nulling , 1991 .

[3]  H. T. Kung,et al.  Matrix Triangularization By Systolic Arrays , 1982, Optics & Photonics.

[4]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[5]  Keshab K. Parlzi.  HIGH-SPEED VLSI ARITHMETIC PROCESSOR ARCHITECTURES USING HYBRID NUMBER REPRESENTATION' , 1991 .

[6]  Keshab K. Parhi,et al.  Fixed and floating point error analysis of QRD-RLS and STAR-RLS adaptive filters , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[7]  Keshab K. Parhi,et al.  Pipelined implementation of high-speed STAR-RLS adaptive filters , 1993, Optics & Photonics.

[8]  Charles E. Leiserson,et al.  Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .

[9]  Keshab K. Parhi,et al.  Synthesis of control circuits in folded pipelined DSP architectures , 1992 .

[10]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[11]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[12]  Keshab K. Parhi,et al.  An 85-MHz fourth-order programmable IIR digital filter chip , 1992 .

[13]  Keshab K. Parhi,et al.  High speed RLS using scaled tangent rotations (STAR) , 1993, 1993 IEEE International Symposium on Circuits and Systems.