Very linear ramp-generators for high resolution ADC BIST and calibration

Two very linear ramp-generator designs are presented. The circuits are to be used in high-resolution ADC built-in-self-test (BIST) and on-chip calibration. The first design is used to charge a capacitor by a small current, which is linear enough to test 14-bit ADCs. The second design is in a relaxation oscillator architecture. It is linear enough to test up to 12-bit ADCs. The two designs have been fabricated in CMOS 2 /spl mu/m and 1.2 /spl mu/m processes separately.

[1]  Turker Kuyel.  Linearity testing issues of analog to digital converters , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  M. H. Shakiba,et al.  Automatic swing control in relaxation oscillators , 1998 .

[3]  J. Silva-Martinez,et al.  A 4 Hz low-pass continuous-time filter , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[4]  Edgar Sánchez-Sinencio,et al.  Auto-calibrating analog timer for on-chip testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).