Fast tabular technique for fixed-polarity Reed-Muller logic with inherent parallel processes
暂无分享,去创建一个
[1] SUDHAKAR M. REDDY,et al. Easily Testable Realizations ror Logic Functions , 1972, IEEE Transactions on Computers.
[2] Xia Chen,et al. Mapping of Reed-Muller coefficients and the minimisation of exclusive OR-switching functions , 1982 .
[3] Tsutomu Sasao,et al. On the complexity of mod-2l sum PLA's , 1990 .
[4] B. Harking. Efficient algorithm for canonical Reed-Muller expansions of Boolean functions , 1990 .
[5] A.E.A. Almaini,et al. Tabular techniques for generating Kronecker expansions , 1996 .
[6] Abid E. Almaini,et al. Electronic Logic Systems , 1992 .
[7] J. C. Muzio,et al. Boolean matrix transforms for the parity spectrum and minimisation of modulo-2 canonical expansions , 1991 .
[8] A. Tran. Graphical method for the conversion of minterms to Reed-Muller coefficients and the minimisation of exclusive-OR switching functions , 1987 .
[9] Julian F. Miller,et al. Highly efficient exhaustive search algorithm for optimizing canonical Reed-Muller expansions of boolean functions , 1994 .
[10] H. Luchian,et al. Using a genetic algorithm for optimizing fixed polarity Reed-Muller expansions of boolean functions , 1994 .
[11] P. Thomson,et al. Tabular techniques for Reed—Muller logic , 1991 .