A Multi-Core AES Cryptoprocessor for Multi-Channel SDR
暂无分享,去创建一个
[1] Khoa Vu,et al. FPGA Implementation AES for CCM Mode Encryption Using Xilinx Spartan-II , 2003 .
[2] Kris Gaj,et al. Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.
[3] Chris Weaver,et al. CryptoManiac: a fast flexible architecture for secure communication , 2001, ISCA 2001.
[4] John B. Shoven,et al. I , Edinburgh Medical and Surgical Journal.
[5] Francisco Rodŕıguez-Henŕıquez,et al. An Efficient FPGA implementation of CCM mode using AES , 2005 .
[6] Annie Pérez,et al. Celator: A Multi-algorithm Cryptographic Co-processor , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.
[7] Sheng Wang. An Architecture for the AES-GCM Security Standard , 2006 .
[8] Arshad Aziz,et al. An FPGA-based AES-CCM Crypto Core For IEEE 802.11i Architecture , 2007, Int. J. Netw. Secur..
[9] Rainer Buchty,et al. Cryptonite - A Programmable Crypto Processor Architecture for High-Bandwidth Applications , 2004, ARCS.
[10] Norbert Felber,et al. Multi-gigabit GCM-AES Architecture Optimized for FPGAs , 2007, CHES.
[11] K. Vu. FPGA Implementation, AES for CCM Mode Encryption Using Xilinx Spartan-II , 2003 .
[12] Lilian Bossuet,et al. A reconfigurable Crypto Sub System for the Software Communication Architecture , 2009, MILCOM 2009 - 2009 IEEE Military Communications Conference.
[13] Takeshi Sugawara,et al. High-Speed Pipelined Hardware Architecture for Galois Counter Mode , 2007, ISC.