论文信息 - Analysis of crosstalk interference in CMOS integrated circuits

Analysis of crosstalk interference in CMOS integrated circuits

The authors show how crosstalk coupling between transmission lines inside CMOS integrated circuits can provoke faulty behavior by affecting the propagation delay of the logic and analog cells. A simplified model for the evaluation of parasitic capacitive coupling effects is proposed, and the influence of crosstalk on the behavior of basic functions such as logic gates, latches, RAM memory, and analog-to-digital converters is evaluated. >

A. Rubio | Etienne Sicard | A. Rubio | E. Sicard

[1] T. Sakurai,et al. Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[2] C.D. Taylor,et al. On the parasitic capacitances of multilevel parallel metallization lines , 1985, IEEE Transactions on Electron Devices.

[3] P.M. Dewilde,et al. Capacitance coefficients for VLSI multilevel metallization lines , 1987, IEEE Transactions on Electron Devices.

[4] Antonio Rubio,et al. An approach to crosstalk effect analysis and avoidance techniques in digital CMOS VLSI circuits , 1988 .

[5] Kiyoo Itoh,et al. A 60-ns 16-Mbit CMOS DRAM with a transposed data-line structure , 1988 .

[6] 庄司正一,et al. CMOS digital circuit technology , 1988 .

[7] Y. Konishi,et al. Analysis of coupling noise between adjacent bit lines in megabit DRAMs , 1989 .

[8] Hideto Hidaka,et al. Twisted bit-line architectures for multi-megabit DRAMs , 1989 .

[9] Yukihito Oowaki,et al. The stabilized reference-line (SRL) technique for scaled DRAMs , 1990 .