A multichip module based RISC processor with programmable hardware

A multichip module (MCM) based RISC processor with programmable hardware has been developed for the new era of miniaturized spacecraft required for NASA's "faster, better, cheaper" missions. The MCM based processor incorporates a complete 32-bit RISC computer including RAM, EEPROM and programmable hardware. This paper describes the system architecture and its associated MCM design and implementation. It also explores the architectural merits of including user programmable hardware.

[1]  Nicholas E. Brathwaite,et al.  Laminated memory: a new 3-dimensional packaging technology for MCMs , 1994, Proceedings of IEEE Multi-Chip Module Conference (MCMC-94).

[2]  L. Alkalaj,et al.  The design and implementation of NASA's advanced flight computing module , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[3]  J. P. Gray,et al.  Configurable hardware: a new paradigm for computation , 1989 .

[4]  N. Hastie,et al.  The implementation of hardware subroutines on field programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.