A low-power VLSI architecture for turbo decoding

Presented in this paper is a low-power architecture for turbo decodings of parallel concatenated convolutional codes. The proposed architecture is derived via the concept of block-interleaved computation followed by folding, retiming and voltage scaling. Block-interleaved computation can be applied to any data processing unit that operates on data blocks and satisfies the following three properties: 1.) computation between blocks are independent, 2.) a block can be segmented into computationally independent sub-blocks, and 3.) computation within a sub-block is recursive. The application of block-interleaved computation, folding and retiming reduces the critical path delay in the add-compare-select (ACS) kernel of MAP decoders by 50% - 84% with an area overhead of 14% - 70%. Subsequent application of voltage scaling results in up to 65% savings in power for block-interleaving depth of 6. Experimental results obtained by transistor-level timing and power analysis tools demonstrate power savings of 20% - 44% for a block-interleaving depth of 2 in 0.25μm CMOS process.

[1]  Naresh R. Shanbhag,et al.  Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.

[2]  Francky Catthoor,et al.  Energy efficient data transfer and storage organization for a MAP turbo decoder module , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[3]  Mircea R. Stan,et al.  Low power architecture of the soft-output Viterbi algorithm , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  Chi-Ying Tsui,et al.  Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Bing Xu,et al.  Energy efficient turbo decoding for 3G mobile , 2001, ISLPED '01.

[6]  Amit Mehrotra,et al.  Parameterized macrocells with accurate delay models for core-based designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[7]  Keshab K. Parhi,et al.  A K=3, 2 Mbps low power turbo decoder for 3/sup rd/ generation W-CDMA systems , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[8]  Stephen M. Pisuk,et al.  Implementation of a low complexity, low power, integer-based turbo decoder , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[9]  Alain Glavieux,et al.  Iterative correction of intersymbol interference: Turbo-equalization , 1995, Eur. Trans. Telecommun..

[10]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[11]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[12]  Gerhard Fettweis,et al.  Comparison of different turbo decoder realizations for IMT-2000 , 1999, Seamless Interconnection for Universal Services. Global Telecommunications Conference. GLOBECOM'99. (Cat. No.99CH37042).

[13]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[14]  Naresh R. Shanbhag,et al.  Low-power turbo equalizer architecture , 2002, IEEE Workshop on Signal Processing Systems.