High-Speed General Purpose Genetic Algorithm Processor

In this paper, an ultrafast steady-state genetic algorithm processor (GAP) is presented. Due to the heavy computational load of genetic algorithms (GAs), they usually take a long time to find optimum solutions. Hardware implementation is a significant approach to overcome the problem by speeding up the GAs procedure. Hence, we designed a digital CMOS implementation of GA in 0.18 μm process. The proposed processor is not bounded to a specific application. Indeed, it is a general-purpose processor, which is capable of performing optimization in any possible application. Utilizing speed-boosting techniques, such as pipeline scheme, parallel coarse-grained processing, parallel fitness computation, parallel selection of parents, dual-population scheme, and support for pipelined fitness computation, the proposed processor significantly reduces the processing time. Furthermore, by relying on a built-in discard operator the proposed hardware may be used in constrained problems that are very common in control applications. In the proposed design, a large search space is achievable through the bit string length extension of individuals in the genetic population by connecting the 32-bit GAPs. In addition, the proposed processor supports parallel processing, in which the GAs procedure can be run on several connected processors simultaneously.

[1]  Mahrokh G. Shayesteh,et al.  Efficient contrast enhancement of images using hybrid ant colony optimisation, genetic algorithm, and simulated annealing , 2013, Digit. Signal Process..

[2]  Nadia Nedjah,et al.  An efficient problem-independent hardware implementation of genetic algorithms , 2007, Neurocomputing.

[3]  Wallace Tang,et al.  Hardware implementation of genetic algorithms using FPGA , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[4]  Muhammad N. Marsono,et al.  HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems , 2013, Computing.

[5]  Hideki Ando,et al.  A custom computing machine for genetic algorithms without pipeline stalls , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[6]  Yong-Hyuk Kim,et al.  An Efficient Genetic Algorithm for Maximum Coverage Deployment in Wireless Sensor Networks , 2013, IEEE Transactions on Cybernetics.

[7]  Pourya Hoseini,et al.  Fast and flexible genetic algorithm processor , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[8]  Swagatam Das,et al.  Co-evolving bee colonies by forager migration: A multi-swarm based Artificial Bee Colony algorithm for global search space , 2014, Appl. Math. Comput..

[9]  Shawki Areibi,et al.  Hardware Implementation of Genetic Algorithms for VLSI Design , 2002, CAINE.

[10]  Alexandre C. B. Delbem,et al.  Programmable logic design of a compact Genetic Algorithm for phasor estimation in real-time , 2014 .

[11]  Hui Cheng,et al.  Genetic Algorithms With Immigrants and Memory Schemes for Dynamic Shortest Path Routing Problems in Mobile Ad Hoc Networks , 2010, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[12]  Hamid Reza Naji,et al.  An efficient crossover architecture for hardware parallel implementation of genetic algorithm , 2014, Neurocomputing.

[13]  Leang-San Shieh,et al.  Hardware Implementation for a Genetic Algorithm , 2008, IEEE Transactions on Instrumentation and Measurement.

[14]  Hironori Yamauchi,et al.  VLSI processor architecture for real-time GA processing and PE-VLSI design , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  Hironori Yamauchi,et al.  Scalable GA processor architecture and its implementation of processor-element , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[16]  Shuji Narazaki,et al.  GAP/D: VLSI Hardware for Parallel and Adaptive Distributed Genetic Algorithms , 2009, 2009 International Joint Conference on Computational Sciences and Optimization.

[17]  Mark Johnston,et al.  Low-Level Feature Extraction for Edge Detection Using Genetic Programming , 2014, IEEE Transactions on Cybernetics.

[18]  Dorothea Heiss-Czedik,et al.  An Introduction to Genetic Algorithms. , 1997, Artificial Life.

[19]  Bijaya K. Panigrahi,et al.  Migrating forager population in a multi-population Artificial Bee Colony algorithm with modified perturbation schemes , 2013, 2013 IEEE Symposium on Swarm Intelligence (SIS).

[20]  Ashok Samal,et al.  HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[21]  Adrian Stoica,et al.  Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine , 2008, IEEE Transactions on Evolutionary Computation.

[22]  Richard J. Carter,et al.  A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine , 2001, Genetic Programming and Evolvable Machines.

[23]  Mehrdad Salami,et al.  Multiple Genetic Algorithm Processor for Hardware Optimization , 1996, ICES.

[24]  Shin'ichi Wakabayashi,et al.  GAA: a VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[25]  Terence C. Fogarty,et al.  Comparison of steady state and generational genetic algorithms for use in nonstationary environments , 1996, Proceedings of IEEE International Conference on Evolutionary Computation.

[26]  Luis Felipe Gonzalez,et al.  FPGA Implementation of an Evolutionary Algorithm for Autonomous Unmanned Aerial Vehicle On-Board Path Planning , 2013, IEEE Transactions on Evolutionary Computation.

[27]  Yun-Ho Choi,et al.  VLSI processor of parallel genetic algorithm , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[28]  N. Yoshida,et al.  Multi-GAP: parallel and distributed genetic algorithms in VLSI , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[29]  Rolando Quintero,et al.  Hardware implementation of the elitist compact Genetic Algorithm using Cellular Automata pseudo-random number generator , 2013, Comput. Electr. Eng..

[30]  Carlos Cruz,et al.  Optimization in dynamic environments: a survey on problems, methods and measures , 2011, Soft Comput..

[31]  Melanie Mitchell,et al.  The royal road for genetic algorithms: Fitness landscapes and GA performance , 1991 .

[32]  Yutana Jewajinda.  A performance evaluation of a probabilistic parallel genetic algorithm: FPGA vs. multi-core processor , 2013, 2013 International Computer Science and Engineering Conference (ICSEC).

[33]  Abdellatif Mtibaa,et al.  Implementation of real coded Genetic Algorithms using FPGA technology , 2013, 10th International Multi-Conferences on Systems, Signals & Devices 2013 (SSD13).

[34]  Yung-Ming Wang,et al.  A Flexible Genetic Algorithm Chip , 2003 .

[35]  David Naso,et al.  Compact Differential Evolution , 2011, IEEE Transactions on Evolutionary Computation.

[36]  Riccardo Poli,et al.  Parallel genetic algorithm taxonomy , 1999, 1999 Third International Conference on Knowledge-Based Intelligent Information Engineering Systems. Proceedings (Cat. No.99TH8410).