A compact high frequency VLSI differential analog adder
暂无分享，去创建一个
The design and implementation of a VLSI analog voltage adder is described. The compactness of the proposed approach allows the addition of two high frequency voltage signals for applications in both continuous-time and sample data filters. Such operations are made with a good low-distortion performance. The voltage adder is designed for 2 /spl mu/m n-well technology in a MOSIS process and works with power supplies of /spl mnplus/2.5 volts.
[1] J.S. Pena-Finol,et al. A MOS four-quadrant analog multiplier using the quarter-square technique , 1987 .
[2] Rolf Schaumann,et al. Continuous-Time Filters , 1993 .
[3] Edgar Sánchez-Sinencio,et al. Linearity, accuracy and bandwidth considerations in wideband CMOS voltage amplifiers , 1993, 1993 IEEE International Symposium on Circuits and Systems.
[4] Hicham Chaoui. CMOS analogue adder , 1995 .