Self-refreshing Multiple Valued Memory

This paper introduces a structure for self-refreshing multiple valued memory. The idea is to use structures having repeating patterns, to represent different saved values. Assuming a clocked repeating finite pattern, each pattern will repeat themselves after a finite number of clock pulses N, having N different phases. The values saved will be represented by both a pattern, and the phase of the pattern. The criterion for being self-refreshing is being fulfilled by resetting the pattern to a known value at least once every period. Some of these structures are quite possible to implement without a linear relation between the levels saved (radixes) and the number of transistors. This can make it competitive as memory for some certain multiple valued logic applications, being integrated between logic structures on chip

[1]  Butler,et al.  Guest Editors' Comments , 1981 .

[2]  E.K.F. Lee,et al.  Error correction technique for multivalued MOS memory , 1991 .

[3]  Jon T. Butler,et al.  Multiple-valued logic in VLSI design , 1991 .

[4]  P. Glenn Gulak.  A review of multiple-valued memory technology , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[5]  S.L. Hurst,et al.  Two decades of multiple-valued logic-an invited tutorial , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[6]  Bruce F. Cockburn,et al.  Test and characterization of a variable-capacity multilevel DRAM , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[7]  T. Okuda,et al.  A four-level storage 4-Gb DRAM , 1997, IEEE J. Solid State Circuits.

[8]  B. Hochet,et al.  Multivalued MOS memory for variable-synapse neural networks , 1989 .

[9]  Thanos Stouraitis,et al.  Design methodology of multiple-valued logic voltage-mode storage circuits , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[10]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[11]  Ugur Cilingiroglu,et al.  Multiple-valued static CMOS memory cell , 2001 .

[12]  E.K.F. Lee,et al.  Current-mode multivalued dynamic MOS memory with error correction , 1992 .

[13]  Bruce F. Cockburn,et al.  A comparative simulation study of four multilevel DRAMs , 1999, Records of the 1999 IEEE International Workshop on Memory Technology, Design and Testing.

[14]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[15]  Tai-Haur Kuo,et al.  Multiple-Valued Counter , 1993, IEEE Trans. Computers.

[16]  Philipp Häfliger,et al.  A multi-level static memory cell , 2003, ISCAS.

[17]  K. Wayne Current.  Memory circuits for multiple valued logic voltage signals , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.