FLOGIC-Floating-gate logic for low-power operation

In this paper we propose a novel technique for post fabrication adaptation of digital logic gates. By threshold shifting low-power operation is possible with the cost of an extra polysilicon layer. A simple MOS-transistor is used together with UV-light as a programming structure without increasing the silicon areal requirements. Initial measurements are presented.

[1]  Paul E. Hasler,et al.  A high-resolution non-volatile analog memory cell , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[2]  J. Burr,et al.  Cryogenic ultra low power CMOS , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[3]  Jin Luo,et al.  CMOS UV-writable non-volatile analog storage , 1991 .

[4]  Technologyusing UV-LightAa. Abusland,et al.  Local Generation and Storage of Reference Voltages in CMOS , 1993 .

[5]  Tor Sverre Lande,et al.  An analog floating-gate memory in a standard digital technology , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[6]  L. Carley,et al.  Trimming analog circuits using floating-gate analog MOS memory , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.