A Compact, Lightweight and Low-Cost 8-Bit Datapath AES Circuit for IoT Applications in 28nm CMOS

Lightweight AES encryption circuits are significant to IoT applications to protect data, where very strict area and power constraints are required. In this paper, we propose a novel 8-bit datapath AES architecture aiming for a small area and a high energy efficiency. Firstly, our proposed design reduces the number of temporary data storage (IntermediateReg) to 40-bit from the originally 128-bit, which saves 68.75% intermediate registers. Secondly, only one S-Box is implemented in the design that is reused throughout the whole AES operations to achieve a low area. Thirdly, the architecture is further optimized to reduce the number of clock cycles by reusing S-Box in the key expansion and the data encryption module, leading to only 213 total cycles of latency in a complete encryption process. Simulation results under TSMC 28nm technology show that our proposed AES circuit consumes an area of 0.0028mm2, with an energy efficiency of 667Gbps/W (equivalent to 1.50 pJ/bit) and throughput rate of 30.05Mbps at 0.5V. This design achieves a high energy efficiency per unit area of 0.278 Gbps/(W•um2). This small area, high energy efficiency and relatively high throughput AES circuit is suitable for IoT applications.

[1]  Tim Good,et al.  692-nW Advanced Encryption Standard (AES) on a 0.13-$\mu$m CMOS , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Leibo Liu,et al.  Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Chao Wang,et al.  Energy-efficient digital and wireless IC design for wireless smart sensing , 2017 .

[4]  Christof Paar,et al.  Pushing the Limits: A Very Compact and a Threshold Implementation of AES , 2011, EUROCRYPT.

[5]  David Blaauw,et al.  Secure AES engine with a local switched-capacitor current equalizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Massimo Alioto,et al.  AES architectures for minimum-energy operation and silicon demonstration in 65nm with lowest energy per encryption , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Hsie-Chia Chang,et al.  A 1.69 Gb/s area-efficient AES crypto core with compact on-the-fly key expansion unit , 2009, 2009 Proceedings of ESSCIRC.

[8]  Sanu Mathew,et al.  53 Gbps Native ${\rm GF}(2 ^{4}) ^{2}$ Composite-Field AES-Encrypt/Decrypt Accelerator for Content-Protection in 45 nm High-Performance Microprocessors , 2011, IEEE Journal of Solid-State Circuits.

[9]  Weiwei Shan,et al.  A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Shuai Zhang,et al.  Machine learning based side-channel-attack countermeasure with hamming-distance redistribution and its application on advanced encryption standard , 2017 .

[11]  Van-Phuc Hoang,et al.  A compact, low power AES core on 180nm CMOS process , 2016, 2016 International Conference on IC Design and Technology (ICICDT).

[12]  David Bol,et al.  Harvesting the potential of nano-CMOS for lightweight cryptography: an ultra-low-voltage 65 nm AES coprocessor for passive RFID tags , 2011, Journal of Cryptographic Engineering.

[13]  Wenjuan Lu,et al.  Variation-resilient pipelined timing tracking circuit for SRAM sense amplifier , 2016, IEICE Electron. Express.

[14]  Jun Zhou,et al.  An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I/O Voltage , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  David Blaauw,et al.  A compact 446 Gbps/W AES accelerator for mobile SoC and IoT in 40nm , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).

[16]  Panu Hämäläinen,et al.  Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[17]  Sanu Mathew,et al.  340 mV–1.1 V, 289 Gbps/W, 2090-Gate NanoAES Hardware Accelerator With Area-Optimized Encrypt/Decrypt GF(2 4 ) 2 Polynomials in 22 nm Tri-Gate CMOS , 2015, IEEE Journal of Solid-State Circuits.

[18]  Longxing Shi,et al.  Timing Error Prediction AVFS With Detection Window Tuning for Wide-Operating-Range ICs , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Jun Zhou,et al.  Near-Threshold Energy- and Area-Efficient Reconfigurable DWPT/DWT Processor for Healthcare-Monitoring Applications , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Sanu Mathew,et al.  340mV–1.1V, 289Gbps/W, 2090-gate NanoAES hardware accelerator with area-optimized encrypt/decrypt GF(24)2 polynomials in 22nm tri-gate CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[21]  Jie Li,et al.  Evaluation of Correlation Power Analysis Resistance and Its Application on Asymmetric Mask Protected Data Encryption Standard Hardware , 2013, IEEE Transactions on Instrumentation and Measurement.

[22]  Xiao Zhang,et al.  VLSI design of a reconfigurable S-box based on memory sharing method , 2014, IEICE Electron. Express.

[23]  Bo Wang,et al.  Exploration of Benes Network in Cryptographic Processors: A Random Infection Countermeasure for Block Ciphers Against Fault Attacks , 2017, IEEE Transactions on Information Forensics and Security.