A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-/spl mu/m CMOS logic technologies

This paper presents an improved figure-of-merit (FOM) for CMOS performance which includes the effect of gate resistance. Performance degradation due to resistive polysilicon gates is modeled as an additional delay proportional to the RC product of a polysilicon line. The new FOM is verified from delay measurements on inverter chains fabricated using a 0.25-/spl mu/m CMOS process. A furnace TiSi/sub 2/ process is used to underscore the effect of increased sheet resistance of narrow polysilicon lines. Excellent correlation between measured and predicted inverter chain delays is obtained over a variety of design, process and bias conditions. An expression for the gate sheet resistance requirement is derived from the new FOM. Using this expression, requirements on the gate sheet resistance are calculated corresponding to a technology roadmap for performance and oxide thickness.

[1]  Chenming Hu.  Low-voltage CMOS device scaling , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[2]  E. Yoon,et al.  Titanium salicide process suitable for submicron CMOS applications , 1993 .

[3]  Francis Roger White,et al.  Experimental 2.0 V power/performance optimization of a 3.6 V-design CMOS microprocessor-PowerPC 601 , 1994, Proceedings of 1994 VLSI Technology Symposium.

[4]  Edward J. Nowak,et al.  A fundamental performance limit of optimized 3.3-V sub-quarter-micrometer fully overlapped LDD MOSFET's , 1992 .

[5]  R. Chapman,et al.  Oxide thickness dependence of inverter delay and device reliability for 0.25 /spl mu/m CMOS technology , 1993, Proceedings of IEEE International Electron Devices Meeting.

[6]  Hiroshi Iwai,et al.  Analysis of resistance behavior in Ti- and Ni-salicided polysilicon films , 1994 .

[7]  T. Yamazaki,et al.  21 psec switching 0.1 /spl mu/m-CMOS at room temperature using high performance Co salicide process , 1993, Proceedings of IEEE International Electron Devices Meeting.

[8]  Duane S. Boning,et al.  Transistor design with TCAD tuning and device optimization for process/device synthesis , 1993, 1993 International Symposium on VLSI Technology, Systems, and Applications Proceedings of Technical Papers.

[9]  K. Hashimoto,et al.  Choice of power-supply voltage for half-micrometer and lower submicrometer CMOS devices , 1990 .

[10]  Kazunori Umeda,et al.  High-performance sub-0.1-/spl mu/m CMOS with low-resistance T-shaped gates fabricated by selective CVD-W , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.