Credit-flow-controlled ATM for MP interconnection: The ATLAS I single-chip ATM switch

Multiprocessing (MP) on networks of workstations (NOW) is a high-performance computing architecture of growing importance. In traditional MP's, wormhole routing interconnection networks use fixed-size flits and backpressure. In NOW's, ATM-one of the major contending interconnection technologies-uses fixed-size cells, while backpressure can be added to it. We argue that ATM with backpressure has interesting similarities with wormhole routing. We are implementing ATLAS I, a single-chip gigabit ATM switch, which includes credit flow control (backpressure), according to a protocol resembling Quantum Flow Control (QFC). We show by simulation that this protocol performs better than the traditional multi-lane wormhole protocol: high throughput and low latency are provided with less buffer space. Also, ATLAS I demonstrates little sensitivity to bursty traffic, and, unlike wormhole, it is fair in terms of latency in hot-spot configurations. We use detailed switch models, operating at clock-cycle granularity.

[1]  Jean-Yves Le Boudec,et al.  The Asynchronous Transfer Mode: A Tutorial , 1992, Comput. Networks ISDN Syst..

[2]  David E. Culler,et al.  A case for NOW (networks of workstation) , 1995, PODC '95.

[3]  Trevor Blackwell,et al.  Credit-based flow control for ATM networks: credit update protocol, adaptive credit allocation and statistical multiplexing , 1994, SIGCOMM 1994.

[4]  George Varghese,et al.  Reliable and Efficient Hop-by-Hop Flow Control , 1995, IEEE J. Sel. Areas Commun..

[5]  Y. Tamir,et al.  High-performance multi-queue buffers for VLSI communications switches , 1988, ISCA '88.

[6]  H. T. Kung,et al.  Supporting systolic and memory communication in iWarp , 1990, ISCA '90.

[7]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[8]  George Varghese,et al.  Reliable and efficient hop-by-hop flow control , 1994, SIGCOMM 1994.

[9]  H. T. Kung,et al.  Gigabit local area networks: a systems perspective , 1992, IEEE Communications Magazine.

[10]  Christoforos E. Kozyrakis,et al.  Pipelined multi-queue management in a VLSI ATM switch chip with credit-based flow-control , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[11]  H. T. Kung,et al.  Credit-based flow control for ATM networks: credit update protocol, adaptive credit allocation and statistical multiplexing , 1994, SIGCOMM.

[12]  Aristides Efthymiou,et al.  Pipelined memory shared buffer for VLSI switches , 1995, SIGCOMM '95.

[13]  Mike Galles Spider: a high-speed network interconnect , 1997, IEEE Micro.

[14]  William J. Dally,et al.  Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.