Through Silicon Capacitors (TSC) for noise reduction in Power Distribution Network

Inspired from Through Silicon Vias (TSVs), Through Silicon Capacitors (TSCs) are newly developed and integrated throughout silicon interposers. Thanks to the use of the third dimension in the silicon interposer, TSC technology allows to obtain high capacitance density, up to 56 nF/mm2. This paper deals with a demonstrator to investigate the impact of large matrices of TSCs (13×13 TSCs) on the electrical performance of Power Distribution Networks (PDN). First, the frequency response of TSCs matrix is modeled from DC to 10 GHz. Next, extracted spice models are used to simulate the PDN impedance of a typical processor circuit. Finally a transient analysis is performed to evaluate the performance of the PDN in the time domain. TSCs allow to reduce considerably voltage ripples on the PDN and one obtained less than 10% of voltage ripples for a total capacitance of 1.4 μF.

[1]  Zheng Xu,et al.  Decoupling capacitor modeling and characterization for power supply noise in 3D systems , 2012, 2012 SEMI Advanced Semiconductor Manufacturing Conference.

[2]  Srikanth Balasubramanian.  Power delivery for high performance microprocessors , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[3]  Zheng Xu,et al.  Electromagnetic-Simulation Program With Integrated Circuit Emphasis Modeling, Analysis, and Design of 3-D Power Delivery , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Bing Dang,et al.  Three-Dimensional Chip Stack With Integrated Decoupling Capacitors and Thru-Si Via Interconnects , 2010, IEEE Electron Device Letters.

[5]  Zhe Li,et al.  Development of an optimized power delivery system for 3D IC integration with TSV silicon interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[6]  Riko Radojcic,et al.  Power and signal integrity challenges in 3D systems , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Florent Lallemand,et al.  Silicon interposers with integrated passive devices, an excellent alternativ to discrete components , 2013, 2013 Eurpoean Microelectronics Packaging Conference (EMPC).

[8]  Jong-In Ryu,et al.  High density and low-cost silicon interposer using thin-film and organic lamination processes , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[9]  Meeta Sharma Gupta,et al.  Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Narimasa Takahashi,et al.  Analysis of Complete Power-Distribution Network and Co-Design Optimization , 2009 .

[11]  Heeseok Lee,et al.  Power Delivery Network Design for 3D SIP Integrated over Silicon Interposer Platform , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[12]  Thierry Lacrevaz,et al.  Electrical model and characterization of Through Silicon Capacitors (TSC) in silicon interposer , 2014, 2014 International 3D Systems Integration Conference (3DIC).

[13]  A. Farcy,et al.  Through Silicon Capacitor co-integrated with TSV as an efficient 3D decoupling capacitor solution for power management on silicon interposer , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[14]  H. Jacquinot,et al.  Characterization, modeling and optimization of 3D embedded trench decoupling capacitors in Si-RF interposer , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[15]  Masahiro Aoyagi,et al.  Wideband ultralow power distribution network impedance evaluation of decoupling capacitor embedded interposers for 3-D integrated LSI system , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[16]  Rao Tummala,et al.  Mid frequency decoupling using embedded decoupling capacitors , 2005, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005..

[17]  Rao Tummala,et al.  Solution-derived electrodes and dielectrics for low-cost and high-capacitance trench and Through-Silicon-Via (TSV) capacitors , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[18]  A. Farcy,et al.  Through Silicon Capacitor co-integrated with TSVs on silicon interposer , 2014 .

[19]  Peter Boyle,et al.  System power distribution network theory and performance with various noise current stimuli including impacts on chip level timing , 2009, 2009 IEEE Custom Integrated Circuits Conference.