The recent TAU 2018 contest was seeking novel idea for efficient generation of timing reports. When the timing graph is updated, users query different forms of timing reports that happen subsequently and sequentially. This process is computationally expensive and inherently complex. Therefore, we introduce in this paper a general cache framework for efficient generation of timing critical paths. Our framework efficiently supports (1) a cache scheme to minimize duplicate calculation, (2) graph contraction to reduce the search space, and (3) multi-threading. We evaluated our framework on the TAU 2018 contest benchmarks and demonstrated promising performance over the top performer.ACM Reference Format:Kuan-Ming Lai, Tsung-Wei Huang and Tsung-Yi Ho. 2019. A General Cache Framework for Efficient Generation of Timing Critical Paths. In The 56th Annual Design Automation Conference 2019 (DAC ’19), June 2–6, 2019, Las Vegas, NV, USA. ACM, New York, NY, USA, 6 pages. https://doi.org/10.1145/3316781.3317744
[1]
Martin D. F. Wong,et al.
OpenTimer: A high-performance timing analysis tool
,
2015,
2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[2]
Rakesh Chadha,et al.
Static Timing Analysis for Nanometer Designs: A Practical Approach
,
2009
.
[3]
David Eppstein,et al.
Finding the k shortest paths
,
1994,
Proceedings 35th Annual Symposium on Foundations of Computer Science.
[4]
J. Y. Yen,et al.
Finding the K Shortest Loopless Paths in a Network
,
2007
.
[5]
Yu-Wei Chang,et al.
iTimerC: Common path pessimism removal using effective reduction methods
,
2014,
2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).