Behavioral modeling to circuit design steps of a 3-V digital audio sigma-delta modulator in 0.35/spl mu/m-CMOS

In this paper the design and simulation procedure of a digital audio sigma-delta modulator is discussed. The circuit non-idealities of the modulator such as KT/C noise and OTA performance parameters are modeled behaviorally using SIMULINK/sup /spl reg//. The required circuit specifications are extracted from the behavioral simulation results. In order to get 16-bits of resolution for a 25-KHz signal bandwidth, an optimum choice was a second order modulator with an over-sampling ratio of 256 and sampling frequency of 12.8 MHz. To test the design procedure validity the modulator has been designed with fully differential switched capacitor integrators in a 0.35-/spl mu/m double poly, four metal CMOS process. Circuit simulations indicated 90 dB of peak SNDR from a single 3 V supply and 4.5-mW power consumption.

[1]  Andrea Baschirotto,et al.  Modeling sigma-delta modulator non-idealities in SIMULINK(R) , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Bruce A. Wooley,et al.  Second-order sigma-delta modulation for digital-audio signal acquisition , 1991 .

[3]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .

[4]  Bruce A. Wooley,et al.  A third-order sigma-delta modulator with extended dynamic range , 1994 .

[5]  Omid Shoaei,et al.  A 3.3-V 18-bit digital audio Sigma-Delta modulator in 0.6-/spl mu/m CMOS , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).