An analysis of test solutions for COTS-based systems in space applications

One of the current trends in space electronics is towards considering the adoption of COTS components, mainly to widen the spectrum of available products. When substituting space-qualified components with COTS ones a major challenge lies in guaranteeing the same level of reliability. To achieve this goal, a mix of different solutions can be considered, including effective test techniques, able to guarantee a high level of permanent fault coverage while matching several constraints in terms of system accessibility and hardware complexity. In this paper, we describe an approach based on Software-based Self-test, which is currently being adopted within the MaMMoTH-Up project, targeting the development of an innovative COTS-based system to be used on the Ariane5 launcher. The approach aims at testing the OR1200 processor adopted in the system, combined with new and effective techniques for identifying the safe faults. Results also include a comparison between functional and structural test approaches.

[1]  Matteo Sonza Reorda,et al.  About on-line functionally untestable fault identification in microprocessor cores for safety-critical applications , 2018, 2018 IEEE 19th Latin-American Test Symposium (LATS).

[2]  Dimitris Gizopoulos,et al.  Hybrid-SBST Methodology for Efficient Testing of Processor Cores , 2008, IEEE Design & Test of Computers.

[3]  Michael S. Hsiao,et al.  New techniques for untestable fault identification in sequential circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Paolo Bernardi,et al.  On-line functionally untestable fault identification in embedded processor cores , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  Rolf Drechsler,et al.  A fast untestability proof for SAT-based ATPG , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[6]  M. Violante,et al.  On the robustness of DCT-based compression algorithms for space applications , 2016, 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[7]  Hana Kubatova,et al.  Fault Models Usability Study for On-line Tested FPGA , 2011, 2011 14th Euromicro Conference on Digital System Design.

[8]  Görschwin Fey,et al.  Adaptive compression schemes for housekeeping data , 2017, 2017 IEEE Aerospace Conference.

[9]  Chung Len Lee,et al.  Identifying untestable faults in sequential circuits , 1995, IEEE Design & Test of Computers.

[10]  Michel Pignol,et al.  COTS-based applications in space avionics , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[11]  Kwang-Ting Cheng,et al.  Functionally Testable Path Delay Faults on a Microprocessor , 2000, IEEE Des. Test Comput..

[12]  Hideo Fujiwara,et al.  Untestable Fault Identification in Sequential Circuits Using Model-Checking , 2008, 2008 17th Asian Test Symposium.

[13]  Matteo Sonza Reorda,et al.  On the test of a COTS-based system for space applications , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[14]  David E. Long,et al.  FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults , 2000, TODE.

[15]  Bernd Becker,et al.  A Flexible Framework for the Automatic Generation of SBST Programs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Matteo Sonza Reorda,et al.  Microprocessor Software-Based Self-Testing , 2010, IEEE Design & Test of Computers.