Concurrent packaging architecture design

Packaging constitutes one of the primary limits on the performance and partitioning of high density electronic systems. A concurrent design methodology for the design of physical packaging hierarchies is presented. Architecture, electrical performance, and energy management aspects of the system are included. The CAD system AUDIT implements this design methodology. The concurrent design capability has been illustrated using model systems derived from high speed Digital Equipment 3000/500 (Alpha) and IBM RS/6000 workstations. It is found that the choice of the packaging architecture as well as the impact of packaging on system performance is determined by the partitioning of the system. >

[1]  J.P. Krusius,et al.  Package architecture design and optimization tool AUDiT: Version 4.2 for inhomogeneous systems , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[2]  R. L. Stewart,et al.  The Design of the DEC 3000 AXP Systems, Two High-performance Workstations , 1992, Digit. Tech. J..

[3]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[4]  Michael Feuer.  Connectivity of Random Logic , 1982, IEEE Transactions on Computers.

[5]  Huang,et al.  AN EFFICIENT GENERAL COOLING SCHEDULE FOR SIMULATED ANNEALING , 1986 .

[6]  Stephen W. Director,et al.  Mason: A Global Floorplanning Approach for VLSI Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Jr. F.H. Branin,et al.  Transient analysis of lossless transmission lines , 1967 .

[8]  Henry M. Levy,et al.  A simulation study of two-level caches , 1988, ISCA '88.

[9]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[10]  H. B. Bakoglu,et al.  A system-level circuit model for multi- and single-chip CPUs , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Edward McLellan.  The Alpha AXP architecture and 21064 processor , 1993, IEEE Micro.

[12]  J. P. Krusius,et al.  Physical design alternatives for RISC workstation packaging , 1993 .

[13]  Carl Sechen.  Chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..