Reliability-configurable mixed-grained reconfigurable array supporting C-to-array mapping and its radiation testing

This paper presents a mixed-grained reconfigurable VLSI array architecture that can cover mission-critical applications to consumer products through C-to-array application mapping. A proof-of-concept VLSI chip was fabricated in 65nm process. Measurement results show that applications on the chip can be working in a harsh radiation environment. Irradiation tests also show the correlation between the number of sensitive bits and the mean time to failure. Furthermore, the temporal error rate of an example application due to soft errors in the datapath were measured and demonstrated for reliability-aware mapping.

[1]  Hiroyuki Ochi,et al.  A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Syed M. A. H. Jafri,et al.  Design of a Fault-Tolerant Coarse-Grained Reconfigurable Architecture : A Case Study , 2010 .

[3]  Olivier Sentieys,et al.  Design of a fault-tolerant coarse-grained , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[4]  Kazutoshi Wakabayashi,et al.  C-based SoC design flow and EDA tools: an ASIC and system vendorperspective , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Olivier Sentieys,et al.  Error recovery technique for coarse-grained reconfigurable architectures , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[6]  Masanori Hashimoto,et al.  Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.