Design, Process, and Reliability of Wafer Level Packaging

Wafer level packaging (WLP) has been growing continuously in electronics packaging due to its low cost in batch manufacturing and the potential of enabling wafer test and burn-in. A variety of wafer level packages have been devised, among which four important categories are identified including thin film redistribution and bumping, encapsulated package, compliant interconnect, and wafer level underfill. This chapter reviews the different WLP technologies with an emphasis on challenges and processes of the wafer level underfill. The wafer level packaging integrated with wafer burn-in, test and module assembly shows great attraction due to the dramatic cost reduction. Cost effective ways of building wafer level test and burn-in are under investigation.

[1]  Michael Johnson,et al.  Solder joint reliability of a polymer reinforced wafer level package , 2002, Microelectron. Reliab..

[2]  Development of wafer level underfill material and process , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[3]  Recent advances on a wafer-level flip chip packaging process , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[4]  D. Baldwin,et al.  Solder wetting in a wafer-level flip chip assembly , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[5]  A. Badihi,et al.  Ultrathin wafer level chip size package , 2000, ECTC 2000.

[6]  T. Kawahara.  SuperCSP/sup TM/ , 2000 .

[7]  C. Wong,et al.  Development of the wafer level compressive-flow underfill encapsulant , 1999, Proceedings International Symposium on Advanced Packaging Materials. Processes, Properties and Interfaces (IEEE Cat. No.99TH8405).

[8]  C. Wong,et al.  Development of the wafer level compressive-flow underfill process and its required materials , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[9]  J. Novitsky,et al.  FormFactor introduces an integrated process for wafer-level packaging, burn-in test, and module level assembly , 1999, Proceedings International Symposium on Advanced Packaging Materials. Processes, Properties and Interfaces (IEEE Cat. No.99TH8405).

[10]  Thorsten Meyer,et al.  Bump wafer level packaging: A new packaging platform (not only) for memory products , 2003 .

[11]  Scott Barrett,et al.  Ultra CSP/sup TM/-a wafer level package , 2000 .

[12]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[13]  Joshua Isaac Wright,et al.  New wafer level structure for stress free area array solder attach , 2003 .

[14]  H. Reichl,et al.  Fab Integrated Packaging (FIP): a new concept for high reliability wafer-level chip size packaging , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[15]  Pre-applied underfill adhesives for flip chip attachment , 2001 .

[16]  A practical, flip-chip, multi-layer pre-encapsulation technology for wafer-scale underfill , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[17]  R. Zenner,et al.  Wafer-applied underfill film laminating , 2002, 2002 Proceedings. 8th International Advanced Packaging Materials Symposium (Cat. No.02TH8617).

[18]  Peter Elenius,et al.  Solder joint reliability of a polymer reinforced wafer level package , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[19]  S. Sitaraman,et al.  Design and optimization of a novel compliant off-chip interconnect One-Turn Helix , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[20]  Muhannad S. Bakir,et al.  Sea of leads ultra high-density compliant wafer-level packaging technology , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[21]  Materials challenges for wafer-level flip chip packaging , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).