Scaling consideration and dielectric breakdown improvement of corrugated capacitor cell (CCC) for future DRAM

Further scaling of Corrugated Capacitor Cell (CCC) is discussed in terms of cell configuration and device parameters. As the results of experimental analyses and device simulation key parameters of the cell scaling are suggested. In addition to the cell scalability some improvements in dielectric breakdown of capacitor insulator are described. This insulator integrity is one of the key issues for the reliability of dRAM's having trench capacitor.

[1]  W. M. Regitz,et al.  A three transistor-cell, 1024-bit, 500 NS MOS RAM , 1970 .

[2]  Kiyoo Itoh,et al.  A corrugated capacitor cell (CCC) for megabit dynamic MOS memories , 1982 .

[3]  K. Itoh,et al.  High Density Memory Cell Structure , 1981, 1981 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  K. Itoh,et al.  An experimental 1Mb DRAM with on-chip voltage limiter , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[6]  D.L. Crook,et al.  Techniques of evaluating long term oxide reliability at wafer level , 1978, 1978 International Electron Devices Meeting.

[7]  H. Sunami,et al.  A corrugated capacitor cell (CCC) , 1984, IEEE Transactions on Electron Devices.

[8]  S. Asai,et al.  A numerical model of avalanche breakdown in MOSFET's , 1978, IEEE Transactions on Electron Devices.