A test pattern generation algorithm exploiting behavioral information

This paper aims at broadening the scope of hierarchical ATPG to the behavioral-level. The main problem of using behavioral information for ATPG is the mismatch of timing models between the behavioral- and gate-levels. Theoretical analysis shows that the definition of the concept of dominated sequences captures the needed link between the levels. To validate the concept correctness, and to show how it can be profitably exploited, a prototypical hierarchical ATPG is presented, and experimental results show that the performance of a simple ATPG algorithm that is able to exploit behavioral information is much higher than a much more sophisticated gate-level tool.

[1]  Paolo Prinetto,et al.  Comparing topological, symbolic and GA-based ATPGs: an experimental approach , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  Paolo Prinetto,et al.  GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Paolo Prinetto,et al.  Testability analysis and ATPG on behavioral RT-level VHDL , 1997, Proceedings International Test Conference 1997.

[4]  Elizabeth M. Rudnick,et al.  Fast sequential circuit test generation using high-level and gate-level techniques , 1998, Proceedings Design, Automation and Test in Europe.

[5]  Boris Beizer,et al.  Software Testing Techniques , 1983 .

[6]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.