论文信息 - ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup

ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup

With high normal operating voltages, latchup is an important reliability issue for high-voltage (HV) ICs. Harsh operating environments further deteriorate the transient-induced latchup (TLU) immunity of HV ICs. High immunity against TLU has therefore become an important reliability factor of HV ESD protection circuits. In this work, a novel ESD protection circuit with HV silicon controlled rectifier as the main ESD protection element has been proposed. The new proposed ESD protection circuit has been verified in a 0.5-nm 16-V Bipolar CMOS DMOS process. Experimental results showed that the new proposed ESD protection circuit has high TLU immunity of +220V/-295V and high human body model (machine model) ESD robustness of 4.5kV (500V) at the same time.

Ming-Dou Ker | Wen-Yi Chen | Che-Lun Hsu

[1] Ming-Dou Ker,et al. Transient-Induced Latchup in CMOS Integrated Circuits , 2009 .

[2] A. B. Bhattacharyya,et al. LATCHSIM/spl minus/a latch-up simulator in VLSI CAD environment for CMOS and BiCMOS circuits , 1994, Proceedings of 7th International Conference on VLSI Design.

[3] Ming-Dou Ker,et al. Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits , 2005, IEEE Transactions on Device and Materials Reliability.

[4] Ming-Dou Ker,et al. The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs , 2005 .