A highly parallel Turbo Product Code decoder without interleaving resource

This article presents an innovative turbo product code (TPC) decoder architecture without any interleaving resource. This architecture includes a full-parallel SISO decoder able to process n symbols in one clock period. Syntheses show the better efficiency of such an architecture compared with existing previous solutions. Considering a 6-iteration turbo decoder of a (32,26)2 BCH product code, synthetized in a 90 nm CMOS technology, the resulting information throughput is 2.5 Gb/s with an area of 233 Kgates. Finally a second architecture enhancing parallelism rate is described. The information throughput is 33.7 Gb/s while an area estimation gives A=10 mum2.

[1]  Ramesh Pyndiah,et al.  Near optimum decoding of product codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[2]  Ieee Microwave Theory,et al.  IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed Broadband Wireless Access Systems Draft Amendment: Management Information Base Extensions , 2007 .

[3]  Camille Leroux,et al.  Full-parallel architecture for turbo decoding of product codes , 2006 .

[4]  Frank R. Kschischang,et al.  A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  Ramesh Pyndiah,et al.  New architecture for high data rate turbo decoding of product codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[6]  G. David Forney,et al.  Generalized minimum distance decoding , 1966, IEEE Trans. Inf. Theory.

[7]  Takashi Mizuochi,et al.  Experimental demonstration of net coding gain of 10.1 dB using 12.4 Gb/s block turbo code with 3-bit soft decision , 2003, OFC 2003 Optical Fiber Communications Conference, 2003..

[8]  Ramesh Pyndiah,et al.  Performance and complexity of block turbo decoder circuits , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[9]  S. Lakshmivarahan,et al.  Parallel Sorting Algorithms , 1984, Adv. Comput..

[10]  Christophe Jégo,et al.  Towards Gb/s turbo decoding of product code onto an FPGA device , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[11]  Keshab K. Parhi,et al.  High speed VLSI architecture design for block turbo decoder , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  David Chase,et al.  Class of algorithms for decoding block codes with channel measurement information , 1972, IEEE Trans. Inf. Theory.

[13]  Takashi Mizuochi,et al.  Next generation FEC for optical transmission systems , 2003, OFC 2003 Optical Fiber Communications Conference, 2003..

[14]  P. A. Wintz,et al.  Error Free Coding , 1973 .