ACWB: Access-Characteristic Write Buffer Management Scheme for Flash Memory

Compared with traditional hard disk drives (HDD), solid state drives (SDD) have distinct characteristics, such as efficient continuous access and random reading capability. Using of SSD is greatly limited due to the out-of-place update and endurance problem. Many flash-aware buffer schemes have been proposed to reduce write and erase operations. However, a good buffer management scheme should reduce the effects of random writes and suit access patterns. In this paper, we propose an access characteristic write buffer management scheme (ACWB) on flash memory that integrates write buffer and cost regulation based on access characteristic. Experimental results show that ACWB increases the response time by 35%, reduces erase times by 25%, and improves the hit ratio by 27% on the average compared with current flash-aware write buffer schemes.

[1]  Jun Yang,et al.  CBM: A cooperative buffer management for SSD , 2014, 2014 30th Symposium on Mass Storage Systems and Technologies (MSST).

[2]  Xiaoning Ding,et al.  DULO: an effective buffer cache management scheme to exploit both temporal and spatial locality , 2005, FAST'05.

[3]  Wei Wu,et al.  Optimizing NAND flash-based SSDs via retention relaxation , 2012, FAST.

[4]  Hong Jiang,et al.  PUD-LRU: An Erase-Efficient Write Buffer Management Algorithm for Flash Memory SSD , 2010, 2010 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.

[5]  Hong Jiang,et al.  Exploring and Exploiting the Multilevel Parallelism Inside SSDs for Improved Performance and Endurance , 2013, IEEE Transactions on Computers.

[6]  Hsie-Chia Chang,et al.  A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Young-Jin Kim,et al.  LAST: locality-aware sector translation for NAND flash memory-based storage systems , 2008, OPSR.

[8]  Joonwon Lee,et al.  CFLRU: a replacement algorithm for flash memory , 2006, CASES '06.

[9]  David Hung-Chang Du,et al.  Hot data identification for flash-based storage systems using multiple bloom filters , 2011, 2011 IEEE 27th Symposium on Mass Storage Systems and Technologies (MSST).

[10]  Antony I. T. Rowstron,et al.  Migrating server storage to SSDs: analysis of tradeoffs , 2009, EuroSys '09.

[11]  Dharmendra S. Modha,et al.  WOW: wise ordering for writes - combining spatial and temporal locality in non-volatile caches , 2005, FAST'05.

[12]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[13]  Tong Zhang,et al.  Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[14]  Jin-Soo Kim,et al.  FAB: flash-aware buffer management policy for portable media players , 2006, IEEE Transactions on Consumer Electronics.

[15]  Nanning Zheng,et al.  LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives , 2013, FAST.

[16]  Qiao Li,et al.  Access Characteristic Guided Read and Write Cost Regulation for Performance Improvement on Flash Memory , 2016, FAST.

[17]  Qiao Li,et al.  Maximizing IO performance via conflict reduction for flash memory storage systems , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Xubin He,et al.  An adaptive write buffer management scheme for flash-based SSDs , 2012, TOS.

[19]  Nimrod Megiddo,et al.  ARC: A Self-Tuning, Low Overhead Replacement Cache , 2003, FAST.

[20]  Hyojun Kim,et al.  BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage , 2008, FAST.

[21]  Tong Zhang,et al.  Enabling NAND Flash Memory Use Soft-Decision Error Correction Codes at Minimal Read Latency Overhead , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Kenji Kise,et al.  An Effective Page Padding Method for RAM Buffer Algorithms to Enhance the SSD Endurance , 2016, 2016 Fourth International Symposium on Computing and Networking (CANDAR).

[23]  Sooyong Kang,et al.  Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices , 2009, IEEE Transactions on Computers.

[24]  Dennis Shasha,et al.  2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm , 1994, VLDB.

[25]  Jianhua Li,et al.  ExLRU: A unified write buffer cache management for flash memory , 2011, 2011 Proceedings of the Ninth ACM International Conference on Embedded Software (EMSOFT).