Delay-dependent partial order reduction technique for real time systems
暂无分享,去创建一个
[1] Serge Haddad,et al. The expressive power of time Petri nets , 2013, Theor. Comput. Sci..
[2] Antti Valmari,et al. Can Stubborn Sets Be Optimal? , 2010, Fundam. Informaticae.
[3] Oded Maler,et al. On Interleaving in Timed Automata , 2006, CONCUR.
[4] Doron A. Peled,et al. All from One, One for All: on Model Checking Using Representatives , 1993, CAV.
[5] Hanifa Boucheneb,et al. On Multi-enabledness in Time Petri Nets , 2013, Petri Nets.
[6] Doron A. Peled,et al. Stutter-Invariant Temporal Properties are Expressible Without the Next-Time Operator , 1997, Inf. Process. Lett..
[7] Marius Minea,et al. Partial Order Reduction for Model Checking of Timed Automata , 1999, CONCUR.
[8] François Vernadat,et al. State Class Constructions for Branching Analysis of Time Petri Nets , 2003, TACAS.
[9] Wang Yi,et al. Partial Order Reductions for Timed Systems , 1998, CONCUR.
[10] S. Zennou,et al. A partial order semantics approach to the clock explosion problem of timed automata , 2005, Theor. Comput. Sci..
[11] David Delfieu,et al. Parameterized study of a Time Petri Net , 2007 .
[12] Johan Bengtsson,et al. Clocks, DBMS and States in Timed Systems , 2002 .
[13] Johan Lilius,et al. Efficient State Space Search for Time Petri Nets , 1998, MFCS Workshop on Concurrency.
[14] Patrice Godefroid,et al. Partial-Order Methods for the Verification of Concurrent Systems , 1996, Lecture Notes in Computer Science.
[15] Kamel Barkaoui,et al. Reducing Interleaving Semantics Redundancy in Reachability Analysis of Time Petri Nets , 2013, TECS.
[16] Kamel Barkaoui,et al. Stubborn Sets for Time Petri Nets , 2015, ACM Trans. Embed. Comput. Syst..
[17] Thomas Chatain,et al. Complete Finite Prefixes of Symbolic Unfoldings of Safe Time Petri Nets , 2006, ICATPN.
[18] A. Semenov,et al. Verification of asynchronous circuits using time Petri net unfolding , 1996, 33rd Design Automation Conference Proceedings, 1996.
[19] Chris J. Myers,et al. Timed state space exploration using POSETs , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Anna Philippou,et al. Tools and Algorithms for the Construction and Analysis of Systems , 2018, Lecture Notes in Computer Science.
[21] Marc Boyer,et al. Multiple enabledness of transitions in Petri nets with time , 2001, Proceedings 9th International Workshop on Petri Nets and Performance Models.
[22] Hanifa Boucheneb,et al. CTL* model checking for time Petri nets , 2006, Theor. Comput. Sci..
[23] Kamel Barkaoui,et al. Delay-Dependent Partial Order Reduction Technique for Time Petri Nets , 2014, FORMATS.
[24] Tomohiro Yoneda,et al. Efficient Verification of Parallel Real–Time Systems , 1993, Formal Methods Syst. Des..
[25] Hanifa Boucheneb,et al. A More Efficient Time Petri Net State Space Abstraction Useful to Model Checking Timed Linear Properties , 2008, Fundam. Informaticae.
[26] Hanifa Boucheneb,et al. TCTL Model Checking of Time Petri Nets , 2009, J. Log. Comput..
[27] John Håkansson,et al. Partial Order Reduction for Verification of Real-Time Components , 2007, FORMATS.
[28] Tomohiro Yoneda,et al. CTL Model Checking of Time Petri Nets Using Geometric Regions , 1998 .