Exploration of Second-Order Effects in High-Performance Continuous-Time $\Sigma\Delta$ Modulators Using Discrete-Time Models

This paper proposes a method for the discretization of continuous-time sigma-delta modulators (CT-ΣΔMs) with various circuit nonidealities. Recurrence equations for the sampled states of a CT-ΣΔM are derived to find the equivalent discrete-time (DT) transfer functions of CT loop filters along with several second-order effects, such as finite DC gain, finite unity-gain bandwidth (GBW) of an amplifier, and excess loop delay (ELD), etc. This allows a synthesis flow that considers these nonidealities at the system level. The proposed approach generalizes existing works relating to the DT modeling of a CT-ΣΔM, and is applicable to arbitrary-order loop filters with unconstrained digital-to-analog converter (DAC) output waveforms. According to the DT model, a third-order low-pass modulator design based on a numerical optimization shows that the second-order effects of a CT-ΣΔM can be noticeably mitigated by the appropriate coefficient scaling.

[1]  Maurits Ortmanns,et al.  A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Maurits Ortmanns,et al.  On the synthesis of cascaded continuous-time Sigma-Delta modulators. , 2001 .

[3]  Maurits Ortmanns,et al.  Compensation of finite gain-bandwidth induced errors in continuous-time sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[5]  Anas A. Hamoui,et al.  Analysis of Clock-Jitter Effects in Continuous-Time $\Delta \Sigma $ Modulators Using Discrete-Time Models , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Koichi Hamashita,et al.  LMS-Based Noise Leakage Calibration of Cascaded Continuous-Time $\Delta\Sigma$ Modulators , 2010, IEEE Journal of Solid-State Circuits.

[7]  Á. Rodríguez-Vázquez,et al.  A New High-Level Synthesis Methodology of Cascaded Continuous-Time Modulators , 2006 .

[8]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[9]  Maurits Ortmanns,et al.  A 1.5-V 12-bit power-efficient continuous-time third-order /spl Sigma//spl Delta/ modulator , 2003 .

[10]  John G. Kauffman,et al.  An 8.5 mW Continuous-Time $\Delta \Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR , 2011, IEEE Journal of Solid-State Circuits.

[11]  Maurits Ortmanns,et al.  A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Shanthi Pavan,et al.  Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Zhimin Li,et al.  A 14 Bit Continuous-Time Delta-Sigma A/D Modulator With 2.5 MHz Signal Bandwidth , 2007, IEEE Journal of Solid-State Circuits.

[14]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[15]  Shanthi Pavan,et al.  A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio Applications , 2008, IEEE Journal of Solid-State Circuits.

[16]  O. Oliaei,et al.  Design of continuous-time sigma-delta modulators with arbitrary feedback waveform , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[17]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[18]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[19]  Maurits Ortmanns,et al.  On the Implicit Anti-Aliasing Feature of Continuous-Time Cascaded Sigma–Delta Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  José Silva-Martínez,et al.  A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback , 2010, IEEE Journal of Solid-State Circuits.

[21]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .

[22]  Anas A. Hamoui,et al.  Analysis of Clock-Jitter Effects in Continuous-Time � Modulators Using Discrete-Time Models , 2009 .

[23]  W. Martin Snelgrove,et al.  Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[24]  Bernard Mulgrew,et al.  On the design of high-performance wide-band continuous-time sigma-delta converters using numerical optimization , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Francisco V. Fernández,et al.  A New High-Level Synthesis Methodology of Cascaded Continuous-Time$SigmaDelta$Modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[27]  R. Schreier,et al.  Delta-sigma modulators employing continuous-time circuitry , 1996 .

[28]  Michiel Steyaert,et al.  A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.