Addressable failure site test structures (AFS-TS) for process development and optimization

Two types of addressable failure site test structures are developed. In-house program is coded to extract the electrical information and simulate the failure mode. A complete set of test structure modules for 0.25 um logic backend of line process is implemented in a test chip of 22/spl times/6.6 mm/sup 2/. By using the novel test structure, the yield analysis and defect tracking of BEOL process development as well as low-k Fluorinated SiO/sub 2/ (FSG) process optimization are demonstrated.

[1]  Anthony J. Walton,et al.  Automatic in-line to end-of-line defect correlation using FSRAM test structure for quick killer defect identification , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[2]  C. Hess,et al.  Modeling of test structures for efficient online defect monitoring using a digital tester , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[3]  C. Hess,et al.  Test structure for the detection, localization and identification of short circuits with a high speed digital tester , 1992, ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures.

[4]  M. T. Bohr,et al.  Technology for advanced high-performance microprocessors , 1998 .

[5]  C.L.M. van der Klauw,et al.  Self-multiplexing force-sense test structures for (MOS) IC applications , 1991 .

[6]  W. Lukaszek,et al.  Test chip based approach to automated diagnosis of CMOS yield problems , 1990 .

[7]  C. Hess,et al.  Strategy to disentangle multiple faults to identify random defects within test structures , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).