Differential Power Analysis: Attacks and Resisting Techniques

Differential Power Analysis (DPA) is a statistical approach to analyze the power consumption of a cryptographic system to break its security infrastructure. It has challenged the vulnerability of most of the cryptographic techniques like DES, AES, RSA etc. With DPA, attackers passively collect the power traces of the system and then make a comparative analysis with some hypothetical power traces. The analysis result having high value reveals the secret key used. This kind of attack has been explored by many researchers and has proposed techniques to make such attacks highly efficient. In this paper we present a detail on DPA along with the models and types for such attack. We also present some of the recent attack techniques as well as countermeasures on DPA.

[1]  Yi Mu,et al.  Polar differential power attacks and evaluation , 2012, Science China Information Sciences.

[2]  Travis N. Blalock,et al.  An on-chip signal suppression countermeasure to power analysis attacks , 2004, IEEE Transactions on Dependable and Secure Computing.

[3]  Christian Steger,et al.  Accelerating early design phase differential power analysis using power emulation techniques , 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust.

[4]  Mark Zwolinski,et al.  Evaluation of Dynamic Voltage and Frequency Scaling as a Differential Power Analysis Countermeasure , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[5]  David A. Wagner,et al.  Towards Efficient Second-Order Power Analysis , 2004, CHES.

[6]  Lilian Bossuet,et al.  Experimental implementation of 2ODPA attacks on AES design with flash-based FPGA technology , 2010, 2010 International Conference on Microelectronics.

[7]  Ingrid Verbauwhede,et al.  Revisiting Higher-Order DPA Attacks: , 2010, CT-RSA.

[8]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[9]  Pankaj Rohatgi,et al.  Towards Sound Approaches to Counteract Power-Analysis Attacks , 1999, CRYPTO.

[10]  Alfred Menezes,et al.  Topics in Cryptology – CT-RSA 2005 , 2005 .

[11]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[12]  David Canright,et al.  A Very Compact S-Box for AES , 2005, CHES.

[13]  Christophe Giraud,et al.  Provably Secure S-Box Implementation Based on Fourier Transform , 2006, CHES.

[14]  Stefan Mangard,et al.  Successfully Attacking Masked AES Hardware Implementations , 2005, CHES.

[15]  Thomas S. Messerges,et al.  Using Second-Order Power Analysis to Attack DPA Resistant Software , 2000, CHES.

[16]  Marc Joye,et al.  On Second-Order Differential Power Analysis , 2005, CHES.

[17]  Joshua Jaffe,et al.  A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter , 2007, CHES.

[18]  Bart Preneel,et al.  Power-analysis attack on an ASIC AES implementation , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[19]  Máire O'Neill,et al.  FPGA implementation and analysis of random delay insertion countermeasure against DPA , 2008, 2008 International Conference on Field-Programmable Technology.

[20]  Joseph Zambreno,et al.  Experiments in attacking FPGA-based embedded systems using differential power analysis , 2008, 2008 IEEE International Conference on Electro/Information Technology.