Low cost polyimide liner formation with vacuum-assisted spin coating for through-silicon-vias

Three-dimensional (3-D) integration with through-silicon-vias(TSVs) has been laid high expectations in overcoming further miniaturization obstacles faced by conventional 2-D integrated circuits (ICs) and solving compatibility problems of system integration among heterogeneous chips. We have proposed a simple but feasible process named “vacuum-assisted spin coating” for the fabrication of high aspect-ratio TSVs with polyimide (PI) liners at low cost to reduce its parasitic capacitance while increase its thermomechanical reliability. In this paper, the mechanism of the technique, liner thickness controllability, impacts of PI liner on TSV keep-out zone (KOZ), and its adaptability to “via-last”3-D integration paradigm were addressed. Minimum step coverage of PI liner after the second coating procedure showed an increase from 32.9% to 47.6%, indicating more conformal PI liners were obtained. A 3-D finite element analysis was also employed to check KOZ of TSVs with PI/SiO2 liners on P-type Si with [100] and [110] device alignment. By employing PI liners, KOZ sizes were seen a reduction of 24.2% and 25.8% on [100] and [110] direction, respectively.

[1]  Zheyao Wang,et al.  Low Capacitance Through-Silicon-Vias With Uniform Benzocyclobutene Insulation Layers , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  M. Koyanagi,et al.  Study of Vacuum-Assisted Spin Coating of Polymer Liner for High-Aspect-Ratio Through-Silicon-Via Applications , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[3]  H. Philipsen,et al.  Scalable Through Silicon Via with polymer deep trench isolation for 3D wafer level packaging , 2009, 2009 59th Electronic Components and Technology Conference.

[4]  Suk-kyu Ryu,et al.  Impact of Near-Surface Thermal Stresses on Interfacial Reliability of Through-Silicon Vias for 3-D Interconnects , 2011, IEEE Transactions on Device and Materials Reliability.

[5]  M. Koyanagi,et al.  Highly beneficial organic liner with extremely low Thermal stress for fine Cu-TSV in 3D-integration , 2014, 2014 IEEE International Electron Devices Meeting.

[6]  Yu-Sheng Hsieh,et al.  Modeling and Characterization of TSV Capacitor and Stable Low-Capacitance Implementation for Wide-I/O Application , 2015, IEEE Transactions on Device and Materials Reliability.

[7]  M. Koyanagi,et al.  Low-Temperature and High-Step-Coverage Polyimide TSV Liner Formation by Vapor Deposition Polymerization , 2013 .

[8]  Xiaojin Cheng,et al.  Copper-Filled Through-Silicon Vias With Parylene-HT Liner , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[10]  Mitsu Koyanagi,et al.  Vacuum-assisted-spin-coating of polyimide liner for high-aspect-ratio TSVs applications , 2015, 2015 International 3D Systems Integration Conference (3DIC).

[11]  Suk-kyu Ryu,et al.  Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone Around Through-Silicon Vias for 3-D Integration , 2012, IEEE Transactions on Device and Materials Reliability.

[12]  B. Liu,et al.  Low capacitance and highly reliable blind through-silicon-vias (TSVs) with vacuum-assisted spin coating of polyimide dielectric liners , 2016 .

[13]  M. Koyanagi,et al.  Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.

[14]  L. Freund,et al.  Thin Film Materials: Stress, Defect Formation and Surface Evolution , 2004 .

[15]  Yangyang Yan,et al.  Analytical solution on interfacial reliability of 3-D through-silicon-via (TSV) containing dielectric liner , 2014, Microelectron. Reliab..

[16]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.